SLIS039A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

D PACKAGE (TOP VIEW)

- Low r_{DS(on)} . . . 0.4 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 5 A Per Channel
- Fast Commutation Speed

description


The TPIC5303 is a monolithic gate-protected power DMOS array that consists of three independent electrically isolated N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener

16 GATE1 DRAIN2 15 SOURCE1 DRAIN2 2 SOURCE2 3 14 SOURCE1 SOURCE₂ [DRAIN1 12 DRAIN1 GATE2 11 SOURCE3 DRAIN3 [10 SOURCE3 DRAIN3 7 9 GATE3 GND [

diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5303 is offered in a standard 16-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature range of -40°C to 125°C.

schematic



NOTE A: For correct operation, no terminal pin may be taken below GND.

TPIC5303 3-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY

SLIS039A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage (Q1, Q2, and Q3)	100 V
Drain-to-GND voltage (Q1, Q2, and Q3)	100 V
Gate-to-source voltage range, V _{GS}	\dots -9 V to 18 V
Continuous drain current, each output, T _C = 25°C	1.4 A
Continuous source-to-drain diode current, T _C = 25°C	1.4 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	5 A
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4, 15, and 16)	10.2 mJ
Continuous total power dissipation, T _C = 25°C (see Figure 15)	1.08 W
Operating virtual junction temperature range, T _J	. −40°C to 150°C
Operating case temperature range, T _C	. -40°C to 125°C
Storage temperature range, T _{stq}	. -65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



TPIC5303 3-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY SLIS039A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER TEST COND		ITIONS	MIN	TYP	MAX	UNIT		
V _{(BR)DSX}	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V	
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.8	2.2	٧	
V(BR)GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V	
V(BR)SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V	
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, D3)	Drain-to-GND curren	t = 250 μA	100			٧	
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1.4 A, See Notes 2 and 3	V _{GS} = 10 V,		0.56	0.64	V	
V _F (SD)	Forward on-state voltage, source-to-drain	I _S = 1.4 A, V _{GS} = 0 (Z1, Z2, Z3), See Notes 2 and 3 and Figure 12			0.9	1.1	V	
VF	Forward on-state voltage, GND-to-drain	I _D = 1.4 A (D1, D2, D3), See Notes 2 and 3			5		V	
Inna	V _{DS} = 48 V,	V _{DS} = 48 V,	T _C = 25°C		0.05	1	^	
IDSS	Zero-gate-voltage drain current	$V_{GS} = 0$	T _C = 125°C		0.5	10	μΑ	
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	V _{DS} = 0		20	200	nA	
I _{GSSR}	Reverse-gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA	
I	Landrage comment desirate CAID	T _C = 25°C	T _C = 25°C		0.05	1	^	
likg	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 125°C		0.5	10	μΑ	
**DO()		$I_D = 1.4 A,$	T _C = 25°C		0.4	0.46	Ω	
יטS(on)		See Notes 2 and 3 and Figures 6 and 7	See Notes 2 and 3	T _C = 125°C		0.62	0.66	32
9fs	Forward transconductance	V _{DS} = 15 V, I _D = 0.7 A, See Notes 2 and 3 and Figure 9		1	1.19		S	
C _{iss}	Short-circuit input capacitance, common source				107	137		
C _{oss}	Short-circuit output capacitance, common source					71	89	рF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 11		22	28	۲,	

NOTES: 2. Technique should limit T_J – T_C to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	Payaraa raaayary tima			Z1, Z2, and Z3		92		20
t _{rr} Reverse-recovery time	$I_S = 0.7 \text{ A},$ $V_{DS} = 48 \text{ V},$	50	D1, D2, and D3		244		ns	
0	Total diada abarra	VGS = 0, See Figures 1 and 14	$di/dt = 100 A/\mu s$,	Z1, Z2, and Z3		0.1		
Q _{RR} Total diode charge	, and the second	D1, D2, and D3		1.3		μC		



TPIC5303 3-CHANNEL INDEPENDENT GATE-PROTECTED POWER DMOS ARRAY

SLIS039A - SEPTEMBER 1994 - REVISED SEPTEMBER 1995

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS				TYP	MAX	UNIT																
t _d (on)	Turn-on delay time					25	40																	
td(off)	Turn-off delay time	V _{DD} = 25 V,		$t_{r1} = 10 \text{ ns},$		27	40	ns																
t _{r2}	Rise time	$t_{f1} = 10 \text{ ns},$				15	25																	
t _{f2}	Fall time]				7	14																	
Qg	Total gate charge					2.1	2.6																	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3																	$I_D = 0.7 A,$	$V_{GS} = 10 \text{ V},$		0.3	0.38	nC
Q _{gd}	Gate-to-drain charge							1.2	1.5															
L _D	Internal drain inductance					5		nH																
LS	Internal source inductance					5		ПП																
Rg	Internal gate resistance					0.25		Ω																


thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		115		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		64		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		33		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

- 5. Package mounted on a 24 inch², 4-layer FR4 printed-circuit board.
- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION



[†] I_{RM} = maximum recovery current


Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



[‡] The above waveform is representative of D1, D2, and D3 in shape only.

SLIS039A – SEPTEMBER 1994 – REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_{\Gamma} \le 10$ ns, $t_{\bar{\Gamma}} \le 10$ ns, $z_{\bar{C}} = 50$ Ω .

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 5$ A.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 10.2$ mJ, where tav = avalanche time.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE JUNCTION TEMPERATURE $V_{DS} = V_{GS}$




Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7




Figure 8

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




Figure 10

TYPICAL CHARACTERISTICS

CAPACITANCE vs **DRAIN-TO-SOURCE VOLTAGE** 250 $V_{GS} = 0$ 225 f = 1 MHz T_J = 25°C 200 C_{iss} @ 0 V = 160 pF Coss @ 0 V = 216 pF 175 C - Capacitance - pF C_{rss} @ 0 V = 78 pF 150 125 Ciss 100 Coss 75 50 Crss 25 0 12 16 20 24 28 32 36 V_{DS} - Drain-to-Source Voltage - V

Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 13

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

REVERSE-RECOVERY TIME





Figure 14



THERMAL INFORMATION

MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



† Less than 2% duty cycle


[‡] Device mounted on FR4 printed-circuit board with no heatsink.

§ Device mounted in intimate contact with infinite heatsink.

Figure 15

MAXIMUM PEAK AVALANCHE CURRENT vs


TIME DURATION OF AVALANCHE



THERMAL INFORMATION

D PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE

PULSE DURATION



† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink

NOTE A: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated