
SLIS042 - NOVEMBER 1994



- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 4 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

description

The TPIC1321L is a monolithic gate-protected logic-level power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as 3-half H-bridges. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to


(TOP VIEW) Ουτρυτ1 Γ **OUTPUT1** 24 GATE4 23 GATE1 SOURCE4 [DRAIN1 22 SOURCE4 [21 DRAIN1 20 DRAIN2 GND [19 DRAIN2 GND [GATE5 **∏** 7 18 OUTPUT2 SOURCE6 ¶8 OUTPUT2 SOURCE6 [∏ GATE2 GATE6 **1** 10 15 DRAIN3 OUTPUT3 14 DRAIN3 11 OUTPUT3 13 GATE3

DW PACKAGE

prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to $4000\,\mathrm{V}$ of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC1321L is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature of -40°C to 125°C.

schematic



NOTE A: For correct operation, no terminal may be taken below GND.

TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS042 – NOVEMBER 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	
Drain-to-GND voltage	
SOURCE4, SOURCE6-to-GND voltage	60 V
Gate-to-source voltage range, V _{GS}	9 V to 18 V
Continuous drain current, each output, T _C = 25°C	1.25 A
Continuous source-to-drain diode current, T _C = 25°C	1.25 A
Pulsed drain current, each output, I _{max} , T _C = 25°C (see Note 1 and Figure 15)	4 A
Continuous gate-to-source zener-diode current, T _C = 25°C	$\dots \dots \pm 50 \text{ mA}$
Pulsed gate-to-source zener-diode current, T _C = 25°C	$\dots \dots \pm 500 \text{ mA}$
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4 and 16)	96 mJ
Continuous total dissipation, $T_C = 25^{\circ}C$ (see Figure 15)	1.39 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	
Storage temperature range	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS042 – NOVEMBER 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _(BR) DSX	Drain-to-source breakdown voltage	$I_D = 250 \mu A$,	V _{GS} = 0	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.75	2.2	V
V(BR)GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V(BR)SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2, D3, D4, D5)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1.25 A, See Notes 2 and 3	$V_{GS} = 5 V$,		0.44	0.5	V
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 1.25 A, V _{GS} = 0 (Z1 – Z6), See Notes 2 and 3 and	nd Figure 12		0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I _D = 1.25 A (D1 – D5) See Notes 2 and 3			4		V
l=	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	10	^
IDSS			T _C = 125°C		0.5		μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$,	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	μΑ
llkg	Leakage current, drain to GND	VDGND = 40 V	T _C = 125°C		0.5	10	μΑ
[DC()	Static drain-to-source on-state resistance	VGS = 5 V, ID = 1.25 A,	T _C = 25°C		0.35	0.4	Ω
^r DS(on)	Challe drain to course on date resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.57	0.6	
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 625 mA, nd Figure 9	1.6	1.74		S
C _{iss}	Short-circuit input capacitance, common source				200	250	
C _{oss}	Short-circuit output capacitance, common source	$V_{DS} = 25 V$,	$V_{GS} = 0$,		175	220	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source	f = 1 MHz,	See Figure 11		40	75	P'

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	Is = 625 mA,	V _{DS} = 48 V,	71 72 and 72		45		ns
Q _{RR}	Total diode charge	VGS = 0, See Figures 1 and 14	di/dt = 100 A/μs,	Z1, Z2, and Z3		50		nC

TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY SLIS042 – NOVEMBER 1994

resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t _d (on)	Turn-on delay time					34	70	
t _d (off)	Turn-off delay time	V _{DD} = 25 V,	V_{DD} = 25 V, R_L = 40 Ω , t_{en} = 10 ns, t_{dis} = 10 ns, See Figure 2		80	150		
t _r	Rise time			28	55	ns		
t _f	Fall time]				15	30	
Qg	Total gate charge					4.6	5.8	
Q _{gs(th)}	Threshold gate-to-source charge	00 , 0	$V_{DS} = 48 \text{ V}, \qquad I_{D} = 625 \text{ mA},$ See Figure 3	$V_{GS} = 5 V$,		0.7	0.88	nC
Q _{gd}	Gate-to-drain charge	occ riguic c			2.5	3.13		
L _D	Internal drain inductance					5		nH
LS	Internal source inductance					5		пп
Rg	Internal gate resistance					0.25		Ω


thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		44.5		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.


- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION



†I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



SLIS042 – NOVEMBER 1994

PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $z_O = 50 \Omega$.

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 4$ A. Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 96$ mJ.

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms



TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE

JUNCTION TEMPERATURE




Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

JUNCTION TEMPERATURE




Figure 6

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

T_J – Junction Temperature – °C

DRAIN CURRENT




Figure 7

DRAIN CURRENT

DRAIN-TO-SOURCE VOLTAGE




Figure 8

TYPICAL CHARACTERISTICS

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE 25 **Total Number of Units = 1596** $V_{DS} = 15 V$ I_D = 625 mA 20 $T_{.J} = 25^{\circ}C$ Percentage of Units - % 15 10 5 1.760 1.780 1.600 1.620 1.640 1.660 1.680 1.700 1.720 1.740 1.800 1.840 gfs - Forward Transconductance - S

Figure 9




Figure 11





Figure 10



T_J = 150°C

0.1

Figure 12

V_{SD} - Source-to-Drain Voltage - V

TJ = 25°C

10

TJ = 75°C

TYPICAL CHARACTERISTICS

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

GATE CHARGE




Figure 13

REVERSE-RECOVERY TIME

REVERSE di/dt 50 45 t_{rr} - Reverse-Recovery Time - ns 40 Z₁, Z₂, and Z₃ 35 30 25 20 15 $V_{DS} = 48 V$ $V_{GS} = 0$ 10 Is = 625 mA T_J = 25°C 5 See Figure 1 0 100 300 400 500 Reverse di/dt - A/µs


Figure 14



TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL **POWER DMOS ARRAY**

SLIS042 – NOVEMBER 1994


THERMAL INFORMATION





- † Less than 2% duty cycle ‡ Device mounted on FR4 printed-circuit board with no heatsink.
- § Device mounted in intimate contact with infinite heatsink.


Figure 15





THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE **PULSE DURATION**



† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time d = duty cycle = t_W/t_C

Figure 17



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated