查询SN75174供应商

捷多邦,专业PCB打样工厂,24小时加急出货 SN75174 **QUADRUPLE DIFFERENTIAL LINE DRIVER**

N PACKAGE

(TOP VIEW)

1 A

1Y 2

1,2EN 4

2Z 🛛 5

1Z 🛙 3

SLLS039B - OCTOBER 1980 - REVISED MAY 1995

1 Vcc 16

3,4EN

15 4A

14 4Y

13 4Z

12

- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11.
- **Designed for Multipoint Transmission on** Long Bus Lines in Noisy Environments
- **3-State Outputs**
- **Common-Mode Output Voltage Range of** -7 V to 12 V
- **Active-High Enable**
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Ö **Operates From Single 5-V Supply**
- Low Power Requirements
- Functionally Interchangeable With MC3487

description

The SN75174 is a monolithic quadruple differential line driver with 3-state outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11. The device is optimized for balanced multipoint bus transmission at rates up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.

2Y [6	11] 3Z	
2A [7	10] 3Y	
GND [8	9] 3A	
	W PACI		
1A	1	20 V _{CC} COM	
1Y	2	19 4A	
NC	3	18 4Y	
1Z	4	17 NC	
1,2EN	5	16 4Z	
2Z	6	15 3,4EN	
NC	7	14 3Z	
2Y	8	13 NC	
2A	9	12 3Y	
GND	10	11 3A	

NC - No internal connection

The SN75174 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75174 is characterized for operation from 0°C to 70°C.

(each driver)				
		OUTI	PUTS	
INFUT	INPUT ENABLE		Z	
Н	Н	Н	L	
L	н	L	н	
X	L	Z	Z	





H = TTL high level, X = irrelevant, L = TTL low level, Z = high impedance (off)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS039B - OCTOBER 1980 - REVISED MAY 1995


logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs

logic diagram, each driver (positive logic)







SLLS039B - OCTOBER 1980 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Output voltage range, VO	–10 V to 15 V
Input voltage, V _I	5.5 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE $T_{\mbox{A}} \leq 25^{\circ} C$ DERATING FACTOR T_A = 70°C PACKAGE ABOVE $T_A = 25^{\circ}C$ **POWER RATING** POWER RATING 9.0 mW/°C DW 1125 mW 720 mW Ν 1150 mW 9.2 mW/°C 736 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Common-mode output voltage, VOC		_	7 to 12	V
High-level output current, I _{OH}			-60	mA
Low-level output current, IOL			60	mA
Operating free-air temperature, T _A	0		70	°C



SLLS039B - OCTOBER 1980 - REVISED MAY 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage	lı = – 18 mA				-1.5	V	
VOH	High-level output voltage	$V_{IH} = 2 V,$ $I_{OH} = -33 mA$	V _{IL} = 0.8 V,		3.7		V	
V _{OL}	Low-level output voltage	V _{IH} = 2 V, I _{OL} = 33 mA	V _{IL} = 0.8 V,		1.1		V	
VO	Output voltage	IO = 0		0		6	V	
IVOD1	Differential output voltage	IO = 0		1.5	6	6	V	
VOD2 Differential output voltage	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1} or 2‡			V	
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	V	
V _{OD3}	Differential output voltage	See Note 2		1.5		5	V	
$\Delta VOD $	Change in magnitude of differential output voltage§					±0.2	V	
Voc	Common-mode output voltage \P	$R_L = 54 \Omega$ or 100 Ω, See Figure 1				+3 -1	V	
∆ Vocl	Change in magnitude of common-mode output voltage§					±0.2	V	
IO	Output current with power off	$V_{CC} = 0,$	$V_{O} = -7$ V to 12 V			±100	μA	
I _{OZ}	High-impedance-state output current	$V_0 = -7 V \text{ to } 1$	2 V			±100	μA	
Ίн	High-level input current	V _I = 2.7 V				20	μA	
Ι _{ΙL}	Low-level input current	V _I = 0.5 V				-360	μA	
		V _O = - 7 V				-180		
	Short-circuit output current	V _O = V _{CC}				180	mA	
		V _O = 12 V				500		
100	Supply current (all drivers)	No load	Outputs enabled		38	60	mA	
ICC		Outputs disabled			18	40		

[†] All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$.

[‡] The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater. $\int |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS.

NOTE 2: See EIA Standard RS-485.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
td(OD)	Differential-output delay time	$P_1 = 54.0$	$R_L = 54 \Omega$, See Figure 2		45	65	ns
tt(OD)	Differential-output transition time	KL = 54 32,			80	120	ns
^t PZH	Output enable time to high level	R _L = 110 Ω,	See Figure 3		80	120	ns
t _{PZL}	Output enable time to low level	R _L = 110 Ω,	See Figure 4		55	80	ns
^t PHZ	Output disable time from high level	R _L = 110 Ω,	See Figure 3		75	115	ns
^t PLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 3		18	30	ns



SLLS039B - OCTOBER 1980 - REVISED MAY 1995

SYMBOL EQUIVALENTS					
DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485			
VO	V _{oa,} V _{ob}	V _{oa} , V _{ob}			
IVOD1	Vo	Vo			
IV _{OD2} I	V _t (R _L = 100 Ω)	$V_t (R_L = 54 \Omega)$			
IVod3I		V _t (Test Termination) Measurement 2)			
	$ V_t - \overline{V}_t $	$ \nabla_t - \overline{\nabla}_t $			
Voc	V _{OS}	V _{os}			
	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $			
I _{OS}	I _{sa} , I _{sb}				
IO	I _{xa} , I _{xb}	lia, ^l ib			

PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \Omega$.
 - B. CL includes probe and stray capacitance.

Figure 2. Differential-Output Test Circuit and Voltage Waveforms




SLLS039B – OCTOBER 1980 – REVISED MAY 1995



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_f \leq 5 ns, t_f \leq 5 ns, Z_O = 50 Ω .
 - B. CL includes probe and stray capacitance.






- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, t_f \leq 5 ns, t_f \leq 5 ns, Z_O = 50 Ω .
 - B. CL includes probe and stray capacitance.

Figure 4. Test Circuit and Voltage Waveforms




SLLS039B - OCTOBER 1980 - REVISED MAY 1995




TYPICAL CHARACTERISTICS



SLLS039B – OCTOBER 1980 – REVISED MAY 1995



TYPICAL CHARACTERISTICS



NOTE: The line length should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated