查询THS4131供应商

捷多邦,专业PCB打样工厂,24小**町时多413**0, THS4131 HIGH-SPEED, LOW NOISE, FULLY DIFFERENTIAL I/O AMPLIFIERS

key applications

Conversion

THS4130 D OR DGN PACKAGE (TOP VIEW)

2

3

8

7

6

5

DEVICE

THS4130

THS4131

Differential ADC Driver

Differential Antialiasing

Vcc-

VOUT-VOUT+ L

TPD

Output Level Shifter

Simple Single-Ended To Differential

Differential Transmitter And Receiver

VIN_ [

V_{CC+}

Vосм [

HIGH-SPEED DIFFERENTIAL I/O FAMILY

NUMBER OF

CHANNELS

1

1

SLOS318A - MAY 2000 - REVISED AUGUST 2000

THS4131 D OR DGN PACKAGE (TOP VIEW)

2

3

8

7

6

5

SHUTDOWN

Х

T NC

Vcc-

VOUT-

features

- High Performance
 - 150 MHz 3 dB Bandwidth ($V_{CC} = \pm 15$ V)
 - 51 V/µs Slew Rate
 - –100 dB HD3 at 250 kHz
- Low Noise
 - 1.3 nV/\(\vee{Hz}\) Input-Referred Noise
- Differential-Input/Differential-Output
 - Balanced Outputs Reject Common-Mode Noise
 - Differential Reduced Second Harmonic
 Distortion
- Wide Power Supply Range
 - \sim V_{CC} = 5 V Single Supply to ±15 V
- Low-Power Shutdown Option
 I_{CC} = 860 μA in Shutdown Mode (THS4130)

description

The THS413x is one in a family of fully differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiCom I complementary bipolar process.

The THS413x consists of a true fully differential signal path from input to output. This results in excellent common-mode noise rejection and improved total harmonic distortion. Not only does the device provide balanced, differential outputs, but internal feedback reduces the effects of parametric differences in gain-setting components between sides.

 V_{IN-}

V_{CC+}

Vосм□

V_{OUT+}□

 RELATED DEVICES


 DEVICE
 DESCRIPTION


 THS412x
 RRO, 3.3 V CMOS

 THS414x
 160 MHz, 450 V/µs, 6.5 nV/√Hz

 THS415x
 180 MHz, 850 V/µs, 9 nV/√Hz

typical A/D application circuit







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS318A - MAY 2000 - REVISED AUGUST 2000

AVAILABLE OPTIONS								
	PACKAGEI	DEVICES	MSOP	EVALUATION				
TA	SMALL OUTLINE (D)	MSOP PowerPAD™ (DGN)	CODES	MODULES				
0°C to 70°C	THS4130CD THS4131CD	THS4130CDGN THS4131CDGN	AOB AOD	THS4130/1EVM				
–40°C to 85°C	THS4130ID THS4131ID	THS4130IDGN THS4131IDGN	AOC AOE					

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} - to V _{CC} +	
Input voltage, V _I	$\cdots \cdots \pm V_{CC}$
Output current, I _O (see Note 1)	150 mA
Differential input voltage, V _{ID}	±6 V
Continuous total power dissipation	
Operating free-air temperature, T _A :C suffix	0°C to 70°C
I suffix	–40°C to 85°C
Storage temperature, T _{stg}	65°C to 150°C
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS413x may incorporate a PowerPad[™] on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPad[™] thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	θJA (°C/W)	θJC (∾C/W)	T _A = 25°C POWER RATING
D	167‡	38.3	740 mW
DGN§	58.4	4.7	2.14 W

[‡]This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed

High-K test PCB, the θ_{JA} is 95°C/W with a power rating at T_A = 25°C of 1.32 W.

§ This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. \times 3 in. PC.

recommended operating conditions

		MIN	TYP MAX	UNIT
	Dual supply	±2.5	±15	V
Supply voltage, V _{CC} + to V _{CC} -	Single supply	5	30	v
	C suffix	0	70	°C
Operating free-air temperature, T _A	I suffix	-40	85	



SLOS318A - MAY 2000 - REVISED AUGUST 2000

electrical characteristics, V_{CC} = \pm 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted)[†]

dynamic performance

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Small signal bandwidth (-3 dB)	V _{CC} = 5	Gain = 1, R_f = 390 Ω		125		
	Single ended input, differential output VI = 63 mVPP	$V_{CC} = \pm 5$	Gain = 1, R_f = 390 Ω		135		
DW		$V_{CC} = \pm 15$	Gain = 1, R_f = 390 Ω		150		MHz
BW	Small signal bandwidth (-3 dB)	V _{CC} = 5	Gain = 2, R_f = 750 Ω		80		IVITIZ
	Single ended input, differential output	$V_{CC} = \pm 5$	Gain = 2, R _f = 750 Ω		85		
	VI = 63 mVPP	$V_{CC} = \pm 15$	Gain = 2, R _f = 750 Ω		90		
SR	Slew rate (see Note 2)	Gain = 1			52		V/µs
+	Settling time to 0.1%		Coin – 1		78		ns
t _S	Settling time to 0.01%	Step voltage = 2 V, Gain = 1			213		ns

NOTE 2: Slew rate is measured from an output level range of 25% to 75%.

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

distortion performance

	PARAMETER	TE	ST CONDITIONS	MIN TYP MAX	UNIT	
			f= 250 kHz	-95		
	Total harmonic distortion	V _{CC} = 5	f= 1 MHz	-81		
	Differential input, differential output		f= 250 kHz	-96		
	Gain = 1, R_f = 390 Ω , R_L = 800 Ω	$V_{CC} = \pm 5$	f= 1 MHz	-80		
THD	$V_{O} = 2 V_{PP}$	Vec + 15	f= 250 kHz	-97	dBc	
טחו		$V_{CC} = \pm 15$	f= 1 MHz	-80	UDC	
	V _O = 4 V _{PP}		f= 250 kHz	-91		
		$V_{CC} = \pm 5$	f= 1 MHz	-75		
		V/00 - +15	f= 250 kHz	-91		
		$V_{CC} = \pm 15$	f= 1 MHz	-75		
			$V_{CC} = \pm 2.5$	97		
	s free dynamic range (SFDR)	$V_{O} = 2 V_{pp}$	$V_{CC} = \pm 5$	98	1	
	tial input, differential output 1, $R_f = 390 \Omega$, $R_L = 800 \Omega$		$V_{CC} = \pm 15$	99	dB	
f= 250 k			$V_{CC} = \pm 5$	93		
		$V_{O} = 4 V_{pp}$	$V_{CC} = \pm 15$	95		
Third int	termodulation distortion	V _{I(PP)} = 4 V, F2 = 3.5 MHz	G = 1, F1 = 3 MHz,	-53	dBc	
Third or	der intercept	V _{I(PP)} = 4 V, F2 = 3.5 MHz	G = 1, F1 = 3 MHz,	41.5	dB	

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.



SLOS318A - MAY 2000 - REVISED AUGUST 2000

electrical characteristics, V_{CC} = \pm 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted) (continued)[†]

noise performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vn	Input voltage noise	f = 10 kHz		1.3		nV/√Hz
۱ _n	Input current noise	f = 10 kHz		0.4		pA/√Hz

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

dc performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Open loo		$T_A = 25^{\circ}C$	71	78		dB
Openio	y gam	T _A = full range	69			uБ
	Input offset voltage	$T_A = 25^{\circ}C$		0.2	2	
Vice		T _A = full range			3	mV
V(OS)	Common mode input offset voltage, referred to VOCM	$T_A = 25^{\circ}C$		0.2	3.5	
	Input offset voltage drift	T _A = full range		4.5		μV/°C
I _{IB}	Input bias current	T _A = full range		2	6	μΑ
	Input offset current			100	500	nA
los	Offset drift	T _A = full range		2		nA/°C

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMRR	Common-mode rejection ratio	T _A = full range	80	95		dB
VICR	Common-mode input voltage range		-3.77 to 4.3	-4 to 4.5		V
RI	Input resistance	Measured into each input terminal		34		MΩ
Cl	Input capacitance, closed loop			4		pF
r _o	Output resistance	Open loop		41		Ω

[†] The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.

output characteristics

PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
		T _A = 25°C	1.2 to 3.8	0.9 to 4.1		
	V _{CC} = 5 V	$T_A = $ full range	1.3 to 3.7			
		$T_A = 25^{\circ}C$	3.7	4		v
Output voltage swing	$V_{CC} = \pm 5 V$	$T_A = $ full range	3.6			v
		T _A = 25°C	10.5	12.4		
	$V_{CC} = \pm 15 V$	T _A = full range	10.2			
	V _{CC} = 5 V,	T _A = 25°C	25	45		
	$R_L = 7 \Omega$	T _A = full range	20			
	$V_{CC} = \pm 5 V,$	T _A = 25°C	30	55		
IO Output current	$R_L = 7 \Omega$	T _A = full range	28			mA
	$V_{CC} = \pm 15 V,$	T _A = 25°C	60	85		
	$R_L = 7 \Omega$	T _A = full range	50			

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.



SLOS318A - MAY 2000 - REVISED AUGUST 2000

electrical characteristics, V_{CC} = \pm 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted) (continued)⁺

power supply

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Vaa	Supply voltage range	Single supply		4		33	V
Vcc	Supply voltage range	Split supply		±2		±16.5	v
			$T_A = 25^{\circ}C$		12.3	15	
ICC	Quiescent current	$V_{CC} = \pm 5 V$	$T_A = full range$			16	mA
		$V_{CC} = \pm 15 V$	$T_A = 25^{\circ}C$		14		
	Quiescent current (chutdown) (THS4120 only)		$T_A = 25^{\circ}C$		0.86	1.4	mA
ICC(SD)	Quiescent current (shutdown) (THS4130 only)	V _{PD} = -5 V	T _A = full range			1.5	ША
PSRR			$T_A = 25^{\circ}C$	73	98		dB
FORR	Power supply rejection ratio		$T_A = full range$	70			uБ

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.


TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
	Small signal frequency response		1
	Small signal frequency response		2
	Small signal frequency response (various supply)		3
	Small signal frequency response (various C _F)		4
	Small signal frequency response (various CL)		5
	Large signal transient response (differential in/single out)		6
	Small signal frequency response		7
CMMR	Common mode rejection ratio	vs Frequency	8
	Supply ourrest	vs Free-air temperature	9
ICC	Supply current	vs Free-air temperature (shutdown state)	10
Iв	Input bias current	vs Free-air temperature	11
	Settling time		12
PSRR	Power supply rejection ratio	vs Frequency (differential out)	13
	Large signal transient response		14
THD	Total harmonic distortion	vs Frequency	15
	Second harmonic distortion	vs Frequency	16, 17
	Second harmonic distortion	vs Output voltage	18, 19
	Third harmonic distortion	vs Frequency	20, 21
	I hird narmonic distortion	vs Output voltage	22, 23
V _n	Voltage noise	vs Frequency	24
In	Current noise	vs Frequency	25
V _(OS)	Input offset voltage	vs Common-mode output voltage	26
Vo	Output voltage	vs Differential load resistance	27
z _o	Output impedance	vs Frequency	28




SLOS318A - MAY 2000 - REVISED AUGUST 2000




TYPICAL CHARACTERISTICS




SMALL SIGNAL FREQUENCY RESPONSE (VARIOUS C_F)








SLOS318A - MAY 2000 - REVISED AUGUST 2000



TYPICAL CHARACTERISTICS




SLOS318A - MAY 2000 - REVISED AUGUST 2000




TYPICAL CHARACTERISTICS




SLOS318A - MAY 2000 - REVISED AUGUST 2000








SLOS318A - MAY 2000 - REVISED AUGUST 2000



TYPICAL CHARACTERISTICS



SLOS318A - MAY 2000 - REVISED AUGUST 2000




TYPICAL CHARACTERISTICS




SLOS318A - MAY 2000 - REVISED AUGUST 2000












SLOS318A - MAY 2000 - REVISED AUGUST 2000



TYPICAL CHARACTERISTICS



SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

resistor matching

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistor. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 0.1% tolerance resistors or better to keep the performance optimized.

V_{OCM} sets the dc level of the output signals. If no voltage is applied to the V_{OCM} pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(\mathsf{V}_{\mathsf{C}\mathsf{C}}^{}+\right)+\left(\mathsf{V}_{\mathsf{C}\mathsf{C}}^{}-\right)}{2}$$

In the differential mode, the V_{OCM} on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1. V_{OCM} has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1 μ f capacitor on the V_{OCM} pin as a bypass capacitor. The following graph shows the simplified diagram of the THS413x.




Figure 29. THS413x Simplified Diagram



SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

data converters

Data converters are one of the most popular applications for the fully differential amplifiers. The following schematic shows a typical configuration of a fully differential amplifier attached to a differential ADC.




Figure 30. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply. V_{OCM} defaults to the midrail voltage, $V_{CC}/2$. The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then it is recommended to connect it directly to the V_{OCM} of the amplifier using a bypass capacitor for stability.




Figure 31. Differential Amplifier Using a Single Supply



SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS413x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 32. A minimum value of 20 Ω should work well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 32. Driving a Capacitive Load

circuit layout considerations

To achieve the levels of high frequency performance of the THS413x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray
 series inductance has been minimized. To realize this, the circuit layout should be made as compact as
 possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting
 input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray
 capacitance at the input of the amplifier.



SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

circuit layout considerations (continued)


• Surface-mount passive components – Using surface-mount passive components is recommended for high frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

general PowerPAD[™] design considerations

The THS413x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD[™] family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 33(a) and Figure 33(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 33(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD[™] package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD[™] package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 33. Views of Thermally Enhanced DGN Package




SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

general PowerPAD[™] design considerations (continued)

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.





- 1. Prepare the PCB with a top side etch pattern as shown in Figure 34. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS413xDGN IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS413xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS413xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

general PowerPAD[™] design considerations (continued)

The actual thermal performance achieved with the THS413xDGN in its PowerPADTM package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches, then the expected thermal coefficient, θ_{JA} , is about 58.4°C/W. For comparison, the non-PowerPADTM version of the THS413x IC (SOIC) is shown. For a given θ_{JA} , the maximum power dissipation is shown in Figure 35 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{M}\mathsf{A}\mathsf{X}}^{-\mathsf{T}}\mathsf{A}}{\theta_{\mathsf{J}}\mathsf{A}}\right)$$


Where:

- P_D = Maximum power dissipation of THS413x IC (watts)
- T_{MAX} = Absolute maximum junction temperature (150°C)
- T_A = Free-ambient air temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case (°C/W)

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION






Figure 35. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD[™] installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD[™] Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD[™]. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.




SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

general PowerPAD[™] design considerations (continued)

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the guiescent heat generated within the device, especially devices with multiple amplifiers or output stages. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 36 to Figure 37 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is considered the safe operating area. Any condition above this line will exceed the amplifier's limits and failure may result. When using $V_{CC} = \pm 5$ V, there is generally not a heat problem, even with SOIC packages. But, when using $V_{CC} = \pm 15$ V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD™ devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully utilize the heat dissipation properties of the PowerPAD™. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. The sum of the RMS output currents and voltages should be used to choose the proper package. The graphs shown assume that both of the amplifier's outputs are symmetrical.





SLOS318A - MAY 2000 - REVISED AUGUST 2000

APPLICATION INFORMATION

Active antialias filtering

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. The following figure presents a method by which the noise may be filtered in the THS413x.




Figure 38. Antialias Filtering



SLOS318A - MAY 2000 - REVISED AUGUST 2000

PRINCIPLES OF OPERATION

theory of operation

The THS413x is a fully differential amplifier. Differential amplifiers are typically *differential in/single out*, whereas fully differential amplifiers are *differential in/differential out*.




Figure 39. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS413x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

 $V_{ID} = (V_I +) - (V_I -) \qquad V_{IC} = \frac{(V_I +) - (V_I -)}{2}$ Input voltage definition $V_{OD} = (V_{O} +) - (V_{O} -)$ $V_{OC} = \frac{(V_{O} +) - (V_{O} -)}{2}$ Output voltage definition $V_{OD} = V_{ID} \times A_{(f)}$ Transfer function Output common mode voltage $V_{OC} = V_{OCM}$ **Differential Structure Rejects Differential Structure Rejects Coupled Noise at The Input Coupled Noise at The Output** Vcc+ VIN-VIN+ Vo-VOCM

Differential Structure Rejects V Coupled Noise at The Power Supply VCC-






SLOS318A - MAY 2000 - REVISED AUGUST 2000

PRINCIPLES OF OPERATION

The following schematics depict the differences between the operation of the THS413x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting $R_{f1} = R_{f2} = R_{f}$ and $R_{(g)}1 = R_{(g)}2 = R_{(g)}$ $\Rightarrow A = R_{f}/R_{(g)}$

Figure 41. Amplifying Differential Signals




Figure 42. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_{O} = \frac{1}{2} V_{I}$$

The second output is equal and opposite in sign:

$$V_{O} = -\frac{1}{2} V_{I}$$

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a 1-V_{PP} ADC can only support an input signal of 1 V_{PP}. If the output of the amplifier is 2 V_{PP}, then it will not be practical to feed a 2-V_{PP} signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two 1-V_{PP} signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range. Figure 43 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS413x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.



SLOS318A - MAY 2000 - REVISED AUGUST 2000

PRINCIPLES OF OPERATION




Figure 43. Fully Differential Amplifier With Two 1-V_{PP} Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor, $R_{(g)}$. If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. The following schematic depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:




Figure 44. Instrumentation Amplifier



SLOS318A - MAY 2000 - REVISED AUGUST 2000

PRINCIPLES OF OPERATION

power-down mode

The power-down mode is used when power saving is required. The power-down terminal (\overline{PD}) found on the THS413x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 k Ω resistor to V_{CC}. The threshold voltage for this terminal is approximately 1.4 V above V_{CC}–. This means that if the \overline{PD} terminal is 1.4 V above V_{CC}–, the device is active. If the \overline{PD} terminal is less than 1.4 V above V_{CC}–, the device is off. For example, if V_{CC}–=-5 V, then the device is on when PD reaches -3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V_{CC}– in order to turn the device off. The following graph shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high impedance state. The amplifier output impedance is typically greater than 1 M Ω in the power-down state.





Figure 45. Simplified Power-Down Circuit



SLOS318A - MAY 2000 - REVISED AUGUST 2000

PRINCIPLES OF OPERATION

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor (R_f) and the gain resistor ($R_{(g)}$) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed loop output impedance is shown in Figure 46.



resistor values

Suggested resistor values for various gains.


GAIN	R_(g) Ω	$R_{f}\Omega$
1	390	390
2	374	750
5	402	2010
10	402	4020




SLOS318A - MAY 2000 - REVISED AUGUST 2000

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: B. All linear dimensions are in inches (millimeters).

- C. This drawing is subject to change without notice.
- D. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- E. Falls within JEDEC MS-012




SLOS318A - MAY 2000 - REVISED AUGUST 2000

MECHANICAL DATA

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated