- Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds
- Output Supply Voltage Range From 5 V to 24 V
- Low Standby Power Dissipation
- V<sub>CC3</sub> Supply Maximizes Output Source Voltage


#### description

The SN75374 is a quadruple NAND interface circuit designed to drive power MOSFETs from TTL inputs. It provides the high current and voltage necessary to drive large capacitive loads at high speeds.

The outputs can be switched very close to the  $V_{CC2}$  supply rail when  $V_{CC3}$  is about 3 V higher than  $V_{CC2}$ .  $V_{CC3}$  can also be tied directly to  $V_{CC2}$  when the source voltage requirements are lower.


The SN75374 is characterized for operation from 0°C to 70°C.

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12


#### D OR N PACKAGE (TOP VIEW)



#### schematic (each driver)



#### logic diagram (positive logic)



#### SN75374 QUADRUPLE MOSFET DRIVER

SLRS028 - SEPTEMBER 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V <sub>CC1</sub> (see Note 1)	0.5 V to 7 V
Supply voltage range of V <sub>CC2</sub>	0.5 V to 25 V
Supply voltage range of V <sub>CC3</sub>	0.5 V to 30 V
Input voltage, V <sub>I</sub>	5.5 V
Peak output current, I <sub>I</sub> (t <sub>W</sub> < 10 ms, duty cycle < 50%)	500 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70° C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
N	1150 mW	9.2 mW/°C	736 mW

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	4.75	5	5.25	V
Supply voltage, V <sub>CC2</sub>	4.75	20	24	V
Supply voltage, V <sub>CC3</sub>	V <sub>CC2</sub>	24	28	V
Voltage difference between supply voltages: V <sub>CC3</sub> – V <sub>CC2</sub>	0	4	10	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			-10	mA
High-level output current, IOL			40	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



# electrical characteristics over recommended ranges of $V_{CC1}$ , $V_{CC2}$ , $V_{CC3}$ , and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT														
VIK	Input clamp voltage		I <sub>I</sub> = -12 mA					-1.5	V													
		$V_{CC3} = V_{CC2} + 3 V$	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = -100 μA	V <sub>CC2</sub> -0.3	V <sub>CC2</sub> -0.1																
VOH High-level output v	High-level outpu	ıt voltage	$V_{CC3} = V_{CC2} + 3 V$	$V_{IL} = 0.8 V$ ,	$I_{OH} = -10 \text{ mA}$	V <sub>CC2</sub> -1.3	V <sub>CC2</sub> -0.9		V													
	itput voitage	$V_{CC3} = V_{CC2}$	$V_{IL} = 0.8 V$ ,	$I_{OH} = -50  \mu A$	V <sub>CC2</sub> -1	V <sub>CC2</sub> -0.7		V														
			$V_{CC3} = V_{CC2}$	$V_{IL} = 0.8 V$ ,	$I_{OH} = -10 \text{ mA}$	V <sub>CC2</sub> -2.5	V <sub>CC2</sub> -1.8															
VOL	Low-level outpu	t voltage	V <sub>IH</sub> = 2 V,	$I_{OL} = 10 \text{ mA}$			0.15	0.3	V													
VOL.	Low level outpu	voltage	$V_{CC2} = 15 \text{ V to } 28 \text{ V},$	V <sub>IH</sub> = 2 V,	$I_{OL} = 40 \text{ mA}$		0.25	0.5	V													
٧F	Output clamp-di forward voltage	iode	V <sub>I</sub> = 0,	I <sub>F</sub> = 20 mA				1.5	٧													
1 <sub>1</sub>	Input current at maximum input	voltage	V <sub>I</sub> = 5.5 V					1	mA													
	High-level	Any A	V 0.4V					40														
ΙΗ	input current	Any E	V <sub>I</sub> = 2.4 V				-	80	μΑ													
L	low-level	Any A	V: 0.4.V				-1	-1.6	A													
IIL	input current	Any E	V <sub>I</sub> = 0.4 V				-2	-3.2	mA													
ICC1(H)	Supply current from		117					4	8													
ICC2(H)			V <sub>CC1</sub> = 5.25 V, All inputs at 0 V,	V <sub>CC2</sub> = 24 V, No load	$V_{CC3} = 28 \text{ V},$		-2.2	0.25	mA													
ICC3(H)	Supply current f																			2.2	3.5	
ICC1(L)	Supply current f						31	47														
ICC2(L)	Supply current from V <sub>CC2</sub> , all outputs low		V <sub>CC1</sub> = 5.25 V, All inputs at 5 V,	V <sub>CC2</sub> = 24 V, No load	V <sub>CC3</sub> = 28 V,			2	mA													
ICC3(L)							16	27														
ICC2(H)	1002, an outpate riight		V <sub>CC1</sub> = 5.25 V,	Vcc2 = 24 V,	V <sub>CC3</sub> = 24 V,			0.25														
ICC3(H)			All inputs at 0 V, No load				0.5	mA														
`							0.5															
ICC2(S)	Supply current from V <sub>CC2</sub> , standby condition		by condition $V_{CC1} = 0$ , $V_{CC2} = 24 \text{ V}$ , $V_{CC3} = 24 \text{ V}$ All inputs at 0 V, No load		V <sub>CC3</sub> = 24 V,			0.25	A													
ICC3(S)								0.5	· mA													


<sup>†</sup> All typical values are at V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 20 V, V<sub>CC3</sub> = 24 V, and T<sub>A</sub> = 25°C except for V<sub>OH</sub> for which V<sub>CC2</sub> and V<sub>CC3</sub> are as stated under test conditions.

### switching characteristics, $V_{CC1}$ = 5 V, $V_{CC2}$ = 20 V, $V_{CC3}$ = 24 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> DLH	Delay time, low-to-high-level output			20	30	ns
tDHL	Delay time, high-to-low-level output	_		10	20	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$C_L = 200 \text{ pF}$ $R_D = 24 \Omega$ ,	10	40	60	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 1	10	30	50	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	3		20	30	ns
<sup>t</sup> THL	Transition time, high-to-low-level output			20	30	ns



#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Circuit and Voltage Waveforms, Each Driver

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{\mbox{\scriptsize O}} \approx 50~\Omega.$ 

B. C<sub>L</sub> includes probe and jig capacitance.



#### **TYPICAL CHARACTERISTICS**




Figure 2




Figure 4

**HIGH-LEVEL OUTPUT CURRENT** 

HIGH-LEVEL OUTPUT VOLTAGE




Figure 3

#### **VOLTAGE TRANSFER CHARACTERISTICS**




Figure 5

#### TYPICAL CHARACTERISTICS






Figure 6

#### PROPAGATION DELAY TIME LOW-TO-HIIGH-LEVEL OUTPUT



#### PROPAGATION DELAY TIME **HIGH-TO-LOW-LEVEL OUTPUT**






Figure 7

#### PROPAGATION DELAY TIME **HIGH-TO-LOW-LEVEL OUTPUT**






Figure 9



#### **TYPICAL CHARACTERISTICS**



## POWER DISSIPATION (ALL DRIVERS)



NOTE: For  $R_D = 0$ , operation with  $C_L > 2000$  pF violates absolute maximum current rating.



#### THERMAL INFORMATION

#### power dissipation precautions

Significant power may be dissipated in the SN75374 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 12 shows the power dissipated in a typical SN75374 as a function of frequency and load capacitance. Average power dissipated by this driver is derived from the equation

$$P_{T(AV)} = P_{DC(AV)} + P_{C(AV)} + P_{S(AV)}$$

where  $P_{DC(AV)}$  is the steady-state power dissipation with the output high or low,  $P_{C(AV)}$  is the power level during charging or discharging of the load capacitance, and  $P_{S(AV)}$  is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are

$$\mathsf{P}_{\mathsf{DC}(\mathsf{AV})} \; = \; \frac{\mathsf{P}_{\mathsf{H}} \mathsf{t}_{\mathsf{H}} \; + \; \mathsf{P}_{\mathsf{L}} \mathsf{t}_{\mathsf{L}}}{\mathsf{T}}$$

$$\mathsf{P}_{C(\mathsf{AV})} \; \approx \; \mathsf{C} \; \, \mathsf{V^2}_{\mathsf{C}}{}^f$$

$$P_{S(AV)} = \frac{P_{LH}^{t_{LH}} + P_{HL}^{t_{HL}}}{T}$$




Figure 13. Output Voltage Waveform

where the times are as defined in Figure 15.



#### THERMAL INFORMATION

 $P_L$ ,  $P_H$ ,  $P_{LH}$ , and  $P_{HL}$  are the respective instantaneous levels of power dissipation, C is the load capacitance.  $V_C$  is the voltage across the load capacitance during the charge cycle shown by the equation

$$V_C = V_{OH} - V_{OL}$$

PS(AV) may be ignored for power calculations at low frequencies.

In the following power calculation, all four channels are operating under identical conditions: f = 0.2 MHz,  $V_{OH}$  = 19.9 V and  $V_{OL}$  = 0.15 V with  $V_{CC1}$  = 5 V,  $V_{CC2}$  = 20 V,  $V_{CC3}$  = 24 V,  $V_{C}$  = 19.75 V, C = 1000 pF, and the duty cycle = 60%. At 0.2 MHz for  $C_L$  < 2000 pF,  $P_{S(AV)}$  is negligible and can be ignored. When the output voltage is low,  $I_{CC2}$  is negligible and can be ignored.

On a per-channel basis using data sheet values,

$$P_{DC(AV)} = \left[ (5 \text{ V}) \left( \frac{4 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{-2.2 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \left[ (5 \text{ V}) \left( \frac{31 \text{ mA}}{4} \right) + (20 \text{ V}) \left( \frac{0 \text{ mA}}{4} \right) + (24 \text{ V}) \left( \frac{16 \text{ mA}}{4} \right) \right] (0.4)$$

 $P_{DC(AV)} = 58.2 \text{ mW per channel}$ 

Power during the charging time of the load capacitance is

$$P_{C(AV)} = (1000 \text{ pF}) (19.75 \text{ V})^2 (0.2 \text{ MHz}) = 78 \text{ mW per channel}$$

Total power for each driver is

$$P_{T(AV)} = 58.2 \text{ mW} + 78 \text{ mW} = 136.2 \text{ mW}$$

The total package power is

$$P_{T(AV)} = (136.2) (4) = 544.8 \text{ mW}$$

#### **APPLICATION INFORMATION**

#### driving power MOSFETs

The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pullup resistor is not satisfactory for high-speed applications. In Figure 13(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 470- $\Omega$  pullup resistor. The input capacitance (C<sub>ISS</sub>) specification for an IRF151 is 4000 pF maximum. The resulting long turn-on time due to the product of input capacitance and the pullup resistor is shown in Figure 13(b).




Figure 14. Power MOSFET Drive Using SN75447

A faster, more efficient drive circuit uses an active pull-up as well as an active pull-down output configuration, referred to as a totem-pole output. The SN75374 driver provides the high-speed totem-pole drive desired in an application of this type, see Figure 14(a). The resulting faster switching speeds are shown in Figure 14(b).




Figure 15. Power MOSFET Drive Using SN75374



#### **APPLICATION INFORMATION**

Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation

$$I_{PK} = \frac{VC}{t_r}$$

where C is the capacitive load, and  $t_r$  is the desired rise time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 14(a), V is found by the equation

$$V = V_{OH} - V_{OI}$$

Peak current required to maintain a rise time of 100 ns in the circuit of Figure 14(a) is

$$I_{PK} = \frac{(3-0)4(10^{-9})}{100(10^{-9})} = 120 \text{ mA}$$

Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a  $V_{CC}$  of 5 V and assuming worst-case conditions, the gate drive voltage is 3 V.

For applications in which the full voltage of  $V_{CC2}$  must be supplied to the MOSFET gate,  $V_{CC3}$  should be at least 3 V higher than  $V_{CC2}$ .



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated