



UC1903 UC2903 UC3903

Quad Supply and Line Monitor

FEATURES

- Inputs for Monitoring up to Four Separate Supply Voltage Levels
- Internal Inverter for Sensing a Negative Supply Voltage
- Line/Switch Sense Input for Early Power Source Failure Warning
- Programmable Under- and Over-Voltage Fault Thresholds with Proportional Hysteresis
- A Precision 2.5V Reference
- General Purpose Op-Amp for **Auxiliary Use**
- Three High Current, >30mA, Open-Collector Outputs Indicate Over-Voltage, Under-Voltage and Power OK Conditions
- Input Supply Under-Voltage Sensing and Start-Latch Eliminate Erroneous Fault Alerts **During Start-Up**
- 8-40V Supply Operation with 7mA Stand-By Current

DESCRIPTION

The UC1903 family of quad supply and line monitor integrated circuits will respond to under- and over-voltage conditions on up to four continuously monitored voltage levels. An internal op-amp inverter allows at least one of these levels to be negative. A separate line/switcher sense input is available to provide early warning of line or other power source failures.


The fault window adjustment circuit on these devices provides easy programming of under- and over-voltage thresholds. The thresholds, centered around a precision 2.5V reference, have an input hysteresis that scales with the window width for precise, glitch-free operation. A reference output pin allows the sense input fault windows to be scaled independently using simple resistive dividers.

The three open collector outputs on these devices will sink in excess of 30mA of load current when active. The under- and over-voltage outputs respond after separate, user defined, delays to respective fault conditions. The third output is active during any fault condition including under- and over-voltage, line/switcher faults, and input supply under-voltage. The off state of this output indicates a "power OK" situation.

An additional, uncommitted, general purpose op-amp is also included. This op-amp, capable of sourcing 20mA of output current, can be used for a number of auxiliary functions including the sensing and amplification of a feedback error signal when the 2.5V output is used as a system reference.

In addition, these ICs are equipped with a start-latch to prevent erroneous under-voltage indications during start-up. These parts operate over an 8V to 40V input supply range and require a typical stand-by current of only 7mA.


BLOCK DIAGRAM



Note: Pin numbers refer to J. N and DW packages.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (+VIN)+40V
Open Collector Output Voltages+40V
Open Collector Output Currents 50mA
Sense 1-4 Input Voltages0.3V to +20V
Line/Switcher Sense Input Voltage0.3V to +40V
Op-Amp and Inverter Input Voltages0.3V to +40V
Op-Amp and Inverter Output Currents40mA
Window Adjust Voltage 0.0V to +10V
Delay Pin Voltages 0.0V to +5V
Reference Output Current40mA
Power Dissipation at TA = 25°C (Note 1) 1000mW
Power Dissipation at Tc = 25°C (Note 1) 2000mW
Operating Junction Temperature55°C to +150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 Seconds) 300°C



Note 1: Voltages are referenced to ground (Pin 3). Currents are positive into, negative out of, the specified terminals. Consult Packaging Section of Databook for thermal limitations and considerations of package.

CONNECTION DIAGRAMS

PLCC-20, LCC-20	PACKAGE PIN FUNCT	FUNCTION		
(TOP VIEW)	FUNCTION	PIN		
Q, L Package	+VIN	1		
	VREF (2.5V)	2		
	GROUND	3		
	GROUND			
3 2 1 20 19	WINDOW ADJUST	5		
18	N/C	6		
5 17	SENSE 4 INVERT INPUT	7		
լ (6 16	SENSE 4	8		
[SENSE 3	9		
8 10 11 10 10 14	SENSE 2	10		
9 10 11 12 13	SENSE 1	11		
	OV DELAY	12		
	OV FAULT	13		
	UV FAULT	14		
	UV DELAY	15		
	POWER OK	16		
	LINE/SWITCHER SENSE	17		
	G.P. OP-AMP OUT	18		
	G.P. OP-AMP N.I.	19		
	G.P. OP-AMP INV.	20		


ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1903; -40°C to +85°C for the UC2903; and 0°C to +70°C for the UC3903; +VIN = 15V; Sense Inputs (Pins 6–9 and Pin 15) = 2.5V; VPIN 4 = 1.0V, TA = TJ.


PARAMETERS	TEST CONDITIONS	UC1903 / UC2903			UC3903			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Supply								
Input Supply Current	No Faults		7	9		7	11	mA
	UV, OV and Line Fault		10	15		10	18	mA
Supply Under Voltage Threshold (Vsuv)	Fault Outputs Enabled	6.0	7.0	7.5	5.5	7.0	8.0	٧
Minimum Supply to Enable Power OK Output			3.0	4.0		3.0	4.0	V
Reference								
Output Voltage (VREF)	TJ = 25°C	2.485	2.5	2.515	2.470	2.5	2.530	V
	Over Temperature	2.465		2.535	2.465		2.535	V
Load Regulation	IL = 0 to 10mA		1	10		1	15	mV
Line Regulation	+VIN = 8 to 40V		1	4		1	8	mV
Short Circuit Current	TJ = 25°C		40			40		mA
Fault Thresholds (Note 4)								
OV Threshold Adj.	Offset from VREF as a function of VPIN 4 Input = Low to High, $0.5V \le VPIN 4 \le 2.5V$.230	.25	.270	.230	.25	.270	V/V
UV Threshold Adj.	Offset from VREF as a function of VPIN 4 Input = High to Low, $0.5V \le VPIN 4 \le 2.5V$	270	25	230	270	25	230	V/V

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $TA = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1903; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2903; and 0°C to $+70^{\circ}C$ for the UC3903; +VIN = 15V; Sense Inputs (Pins 6–9 and Pin 15) = 2.5V; VPIN 4 = 1.0V, TA = TJ.

PARAMETERS	ETERS TEST CONDITIONS UC1903/UC2903		2903	UC3903			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	
Fault Thresholds (cont.)		.			•			•
OV & UV Threshold Hyst.	$0.5V \le VPIN 4 \le 2.5V$	10	20	30	10	20	30	mV/V
OV & UV Threshold Supply Sensitivity	+VIN = 8V to 40V		.002	.01		.002	.02	%/V
Adjust Pin (Pin 4) Input Bias Current	0.5V ≤ VPIN 4 ≤ 2.5V		±1	±10		±1	±12	μΑ/V
Line Sense Threshold	Input = High to Low	1.94	2.0	2.06	1.9	2.0	2.1	V
Line Sense Threshold Hyst.		125	175	225	100	175	250	mV
Sense Inputs								
Sense 1-4	Input = 2.8V (Note 2)		1	3		1	6	μΑ
Input Bias Current	Input = 2.2 (Note 2)		-1	-3		-1	-6	μΑ
Line Sense Input Bias Current	Input = 2.3V (Note 2)		1	3		1	6	μΑ
OV and UV Fault Delay		1	I			I		
Charging Current			60			60		μΑ
Threshold Voltage	Delay Pin = Low to High		1.8			1.8		·V
Threshold Hysteresis	T _J = 25°C		250			250		mV
Delay	Ratio of Threshold Voltage to Charging Current	20	30	50	20	30	50	ms/μF
Fault Outputs (OV, UV, & Pov				1	1		1	1
Maximum Current	Vout = 2V	30	70		30	70		mA
Saturation Voltage	IOUT = 12mA		.25	.40		.25	.40	V
Leakage Current	Vout = 40 V		3	25		3	25	μΑ
Sense 4 Inverter (Note 3)		•						
Input Offset Voltage			2	8		2	10	mV
Input Bias Current			.1	2		.1	4	μΑ
Open Loop Gain		65	80		65	80		dB
PSRR	+VIN = 8 to 40 V	65	100		65	100		dB
Unity Gain Frequency			1			1		MHz
Slew Rate			.4			.4		V/μs
Short Circuit Current	TJ = 25°C		40			40		mA
G.P. Op-Amp (Note 3)								
Input Offset Voltage			1	5		1	8	mV
Input Bias Voltage			.1	2		.1	4	μΑ
Input Offset Current			.01	.5		.01	1.0	μΑ
Open Loop Gain		65	120		65	120		dB
CMRR	VcM = 0 to +VIN = 2.0V	65	100		65	100		dB
PSRR	+VIN = 8 to 40V	65	100		65	100		dB
Unity Gain Frequency			1			1		MHz
Slew Rate			.4			.4		V/μs
Short Circuit Current	TJ = 25°C		40			40		mA

- Note 2: These currents represent maximum input bias currents required as the sense inputs cross appropriate thresholds.
- Note 3: When either the G.P. OP-Amp, or the Sense 4 Inverter, are configured for sensing a negative supply voltage, the divider resistance at the inverting input should be chosen such that the nominal divider current is ≤ 1.4mA. With the divider current at or below this level possible latching of the circuit is avoided. Proper operation for currents at or below 1.4mA is 100% tested in production.
- Note 4: Reference to pin numbers in this specification pertain to 18 pin DIL N and J packages and 18 pin SOIC DW package.





OPERATION AND APPLICATION INFORMATION




Figure 1. The UC1903 fault window circuitry generates OV and UV thresholds centered around the 2.5V reference. Window magnitude and threshold hysteresis are proportional to the window adjust input voltage at Pin 4.

OPERATION AND APPLICATION INFORMATION

Setting a Fault Window

The fault thresholds on the UC1903 are generated by creating positive and negative offsets, equal in magnitude, that are referenced to the chip's 2.5V reference. The resulting fault window is centered around 2.5V and has a magnitude equal to that of the applied offsets. Simplified schematics of the fault window and reference circuits are shown in Figure 1 (see previous page). The magnitude of the offsets is determined by the voltage applied at the window adjust pin, Pin 4. A bias cancellation circuit keeps the input current required at Pin 4 low, allowing the use of a simple resistive divider off the reference to set the adjust pin voltage.

The adjust voltage at Pin 4 is internally applied across R4, and an 8k resistor. The resulting current is mirrored four times to generate current sources IOA, IOB, IOC, and IOD, all equal in magnitude. When all four of the sense inputs are inside the fault window, a no-fault condition, Q4 and Q5 are turned on. In combination with D1 and D2 this prevents LOB and LOD from affecting the fault thresholds. In this case, the OV and UV thresholds are equal to VREF + IOA(R5 + R6) and VREF - IOC(R7 + R8) respectively. The fault window can be expressed as:

(1)
$$2.5V \pm \frac{V_{ADJ}}{4}$$
.

In terms of a sensed nominal voltage level, Vs, the window as a percent variation is:

(2)
$$Vs \pm (10 \cdot VADJ) \%$$
.

When a sense input moves outside the fault window given in equation(1), the appropriate hysteresis control signal turns off Q4 or Q5. For the under-voltage case, Q5 is disabled and current source IOB flows through D2. The net current through R7 becomes zero as IOB cancels IOC, giving an 8% reduction in the UV threshold offset. The overvoltage case is the same, with Q4 turning off, allowing IOD to cancel the current flow, IOA, through R6. The result is a




Figure 2. The fault window and threshold hysteresis scale as a

hysteresis at the sense inputs which is always 8% of the window magnitude. This is shown graphically in Figure 2.

Fault Windows Can Be Scaled Independently

In many applications, it may be desirable to monitor various supply voltages, or voltage levels, with varying fault windows. Using the reference output and external resistive dividers this is easily accomplished with the UC1903. Figures 3 and 4 illustrate how the fault window at any sense input can be scaled independently of the remaining inputs.




Figure 3. Using the reference output and a resistive divider, a sense input with an independently wider fault window can be generated.




Figure 4. The general purpose op-amp on the UC1903 can be used to create a sense input with an independently tighter fault window.

Figure 4 demonstrates one of many auxiliary functions that the uncommitted op-amp on the UC1903 can be used for. Alternatively, this op-amp can be used to buffer high impedance points, perform logic functions, or for sensing and amplification. For example, the G.P. op-amp, combined with the 2.5V reference, can be used to produce and buffer an optically coupled feedback signal in isolated supplies with primary side control. The output stage of this op-amp is detailed in Figure 5. The NPN emitter follower provides high source current capability. ≥20mA while the substrate device, Q3, provides good

OPERATION AND APPLICATION INFORMATION (continued)




Figure 5. The G.P. op-amp on the UC1903 has a high source current (≥20mA) capability and enhanced transient sinking capability through substrate device Q3.

Sensing a Negative Voltage Level

The UC1903 has a dedicated inverter coupled to the sense 4 input. With this inverter, a negative voltage level can be sensed as shown in Figure 6. The output of the inverter is an unbiased emitter follower. By tying the inverting input, Pin 5, high the output emitter follower will be reverse biased, leaving the sense 4 input in a high impedance state. In this manner, the sense 4 input can be used, as the remaining sense inputs would be, for sensing positive voltage levels.




Figure 6. Inverting the sense 4 input for monitoring a negative supply is accommodated with the dedicated inverter.

Using The Line/Switcher Sense Output

The line switcher sense input to the UC1903 can be used for early detection of line, switcher, or other power source, failures. Internally referenced to 2.0V, the line sense comparator will cause the POWER OK output to indicate a fault (active low) condition when the LINE/SWITCHER

SENSE input goes from above to below 2.0V. The line sense comparator has approximately 175mV of hysteresis requiring the line/switcher input to reach 2.175V before the POWER OK output device can be turned off, allowing a no-fault indication. In Figure 7 an example showing the use of the LINE/SWITCHER SENSE input for early switcher-fault detection is detailed. A sample signal is taken from the output of the power transformer, rectified and filtered, and used at the line/switcher input. By adjusting the R2C time constant with respect to the switching frequency of the supply and the hold up time of the output capacitor, switcher faults can be detected before supply outputs are significantly affected.




Figure 7. The line/switcher sense input can be used for an early line or switcher fault indication.

OV and UV Comparators Maintain Accurate Thresholds

The structure of the OV and UV comparators, shown in Figure 8 results in accurate fault thresholds even in the case where multiple sense inputs cross a fault threshold simultaneously. Unused sense inputs can be tied either to the 2.5V reference, or to another, utilized, sense input. The four under- and over-voltage sense inputs on the UC1903 are clamped as detailed on the Sense 1 input in Figure 8. The series 2k resistor, R1, and zener diode Z1, prevent extreme under- and over-voltage conditions from inverting the outputs of the fault comparators. A parasitic diode, D1, is present at the inputs as well. Under normal operation it is advisable to insure that voltage levels at all of the sense inputs stay above -0.3V. The same type of input protection exists at the line sense input, Pin 15, except a 5k series resistor is used.

The fault delay circuitry on the UC1903 is also shown in Figure 8. In the case of an over-voltage condition at one of the sense inputs Q20 is turned off, allowing the internal $60\mu A$ current source to charge the user-selected delay capacitor. When the capacitor voltage reaches 1.8V, the OV and POWER OK outputs become active low. When the fault condition goes away Q20 is turned back on, rapidly discharging the delay capacitor. Operation of the under-voltage delay is, with appropriate substitutions, the same.

OPERATION AND APPLICATION INFORMATION (continued)




Figure 8. The OV and UV comparators on the UC1903 trigger respective fault delay circuits when one or more of the sense inputs move outside the fault window. Input clamps insure proper operation under extreme fault conditions. Terminating the UV delay capacitor to VREF assures correct logic at power up.

Start Latch and Supply Under-Voltage Sense Allow Predictable Power-Up

The supply under-voltage sense and start-latch circuitry on the UC1903 prevents fault indications during start-up or low input supply (+VIN) conditions. When the input supply voltage is below the supply under-voltage threshold the $\overline{\text{OV}}$ and $\overline{\text{UV}}$ fault outputs are disabled and the POWER OK output is active low. The POWER OK output will remain active until the input supply drops below approximately 3.0V. With +VIN below this level, all of the open collector outputs will be off.

When the input supply is low, the under-voltage sense circuitry resets the start-latch. With the start-latch reset, the UV fault output will remain disabled until the input supply rises to its normal operating level (8-40V), and all of the sense inputs are above the under-voltage threshold. This allows slow starting, or supply sequencing, without an artificial under-voltage fault indication. Once the latch is set, the UV fault output will respond if any of the sense inputs drop below the under-voltage threshold.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated