## UNITRODE

## FEATURES

－Integral Non－inductive Current Sense Element with Internal Kelvin Connections
－20A Current Rating
－Bi－directional，High Side or Low Side Sensing
－Internal Temperature Nulling Circuitry for Current Sense Element and Amplifier
－Logic Compatible Current Direction Status Output
－Low Offset，Chopper Stabilized Current Sense Amplifier
－Uncommitted Amplifier with User Programmable Gain
－Overcurrent Indication with User Programmable Threshold

## DESCRIPTION

The UCC3926 Current Sensor IC contains a wideband，transimpedance amplifier for converting the current through an internal，non－inductive $1.3 \mathrm{~m} \Omega$ shunt resistor into a proportional voltage．The sense element oper－ ates in both high－side（ $\mathrm{V}_{\mathrm{DD}}$ referenced）and low－side（GND referenced）ap－ plications．
The UCC3926 can measure currents up to $\pm 20 \mathrm{~A}$ ．This transimpedance am－ plifier gain is precisely trimmed to $33.3 \mathrm{~m} \Omega$ to convert a 15 A input into a 500 mV output signal．It has a very low input offset voltage from chop－ per－stabilization．A cross－switching block rectifies the input signal by forcing the differential output，AOP positive with respect to the other differential output，AON．SIGN indicates the polarity of the current．
The UCC3926 programmable amplifier provides three functions．It converts the differential transimpedance output signal into a single－ended signal．It has a user－controlled gain stage that sets the maximum current level to the desired voltage and it level shifts the zero current point to the desired level as well．A comparator then compares the output of the instrumentation am－ plifier to a user－set reference voltage on OCREF，which provides an overcurrent status bit OC．

The UCC3926 is available in the 16 pin SOIC package．

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS
Input Sense Current (IIN) . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm$ 20A
Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14.5V
Inrush Current, 50 s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 100 \mathrm{~A}$
Input Voltage Range (CSP, CSN) . . . . . . . . . . -0.2 V to 14.5 V
CSP, CSN, Common Mode Range
(referenced to GND) . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 200 \mathrm{mV}$
CSP, CSN, Common Mode Range
(referenced to VDD) . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 200 \mathrm{mV}$
Shunt Resistance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.25m $\Omega$
Storage Temperature . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10sec.) . . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

ORDERING INFORMATION

|  | TEMPERATURE RANGE | PACKAGES |
| :---: | :---: | :---: |
| UCC1926 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DS |
| UCC2926 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | DS |
| UCC3926 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | DS |

## CONNECTION DIAGRAM



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for VDD = 4.8V; all temperature ranges and $T A=T J$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Section |  |  |  |  |  |
| VDD |  | 4.8 |  | 14 | V |
| IvDD |  |  | 3.8 | 6 | mA |
| Transimpedance Amplifier Section |  |  |  |  |  |
| AOP - AON | $\mathrm{I}_{\mathrm{IN}}=15 \mathrm{~A}, \mathrm{VDD}=10 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 490 | 500 | 510 | mV |
|  | $\mathrm{I}_{\mathrm{I}}=15 \mathrm{~A}, \mathrm{VDD}=10 \mathrm{~V}, 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 480 | 500 | 520 | mV |
|  | $\mathrm{I}_{\mathrm{IN}}=15 \mathrm{~A}, \mathrm{VDD}=10 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 460 | 500 | 540 | mV |
|  | $\mathrm{I}_{\mathrm{IN}}=15 \mathrm{~A}, \mathrm{VDD}=10 \mathrm{~V},-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 410 | 500 | 590 | mV |
| Quiescent Output Voltage (AOP, AON) | $\mathrm{l}_{\mathrm{IN}}=0$ |  | 1.0 |  | V |
| Quiescent Differential Voltage (AOP AON) | $\mathrm{I}_{\mathrm{IN}}=0$, Measure AC Peak to Peak |  | 0 | 30 | mV |
| Bandwidth | (Note 1) | 20 | 40 |  | MHz |
| Output Impedance |  |  | 350 | 500 | $\Omega$ |
| Shunt Resistance | CSP to CSN |  | 1.3 |  | $\mathrm{m} \Omega$ |
| PSRR | $\mathrm{VDD}=4.8 \mathrm{~V}$ to 10 V | 45 |  |  | dB |
|  | $\mathrm{VDD}=10 \mathrm{~V}$ to 14 V | 25 |  |  | dB |
| Temperature Coefficient | (Note 1) | -200 |  | 200 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Sign Comparator Section |  |  |  |  |  |
| VOH, VDD - SIGN | $C S P=1 \mathrm{~A}, \mathrm{I}_{\text {SIGN }}=-100 \mu \mathrm{~A}, \mathrm{CSN}=0 \mathrm{~V}$ |  | 0.2 | 0.4 | V |
| VOL, SIGN | $C S P=-1 A, I_{\text {SIGN }}=100 \mu \mathrm{~A}, \mathrm{CSN}=0 \mathrm{~V}$ |  | 0.2 | 0.4 | V |
| $\mathrm{I}_{\mathbf{I H}}$ Threshold | Ramp CSP, CSN $=0 \mathrm{~V}$ |  | 400 | 700 | mA |
| IIL Threshold | Ramp CSP, CSN = 0V |  | -400 | -700 | mA |
| Programmable Amplifier Section |  |  |  |  |  |
| Avol |  | 60 | 70 |  | dB |
| GBW | At 200kHz | 6 | 13 |  | MHz |
| $\mathrm{V}_{10}$ | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}, 1.5 \mathrm{~V}, 2.5 \mathrm{~V}$ | -9 |  | 9 | mV |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for VDD = 4.8V; all temperature ranges and $T A=T J$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Programmable Amplifier Section (cont.) |  |  |  |  |  |
| PSRR | $\mathrm{V}_{\mathrm{DD}}=4.8 \mathrm{~V}$ to 10 V | 60 |  |  | dB |
|  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ to 14 V | 60 |  |  | dB |
| Common Mode Input Range |  | 0.5 |  | 2.5 | V |
| $\mathrm{I}_{\mathrm{IB}}$, Input Bias Current (NI, INV) |  |  | -100 | -350 | nA |
| IIO, Input Offset Current |  |  | 20 | 350 | nA |
| VoL | $\mathrm{INV}-\mathrm{NI}=20 \mathrm{mV}, \mathrm{IO}=0 \mu \mathrm{~A}$ |  | 100 | 200 | mV |
|  | $\mathrm{INV}-\mathrm{NI}=20 \mathrm{mV}, \mathrm{IO}=200 \mu \mathrm{~A}$ |  | 150 | 300 | mV |
| V OH | $\mathrm{NI}-\mathrm{INV}=20 \mathrm{mV}, \mathrm{IO}=-200 \mu \mathrm{~A},(\mathrm{VDD}-\mathrm{OUT}$ ) |  | 1.2 | 2 | V |
| VOH, Clamp | $\mathrm{NI}-\mathrm{INV}=20 \mathrm{mV}, \mathrm{VDD}=14 \mathrm{~V}$ | 6 | 7 | 8 | V |
| lOL | OUT $=1.5 \mathrm{~V}$ | 1 | 3.5 |  | mA |
| IOH | $\mathrm{OUT}=1.5 \mathrm{~V}$ | -250 | -325 |  | mA |
| Overcurrent Comparator Section |  |  |  |  |  |
| OC Comp Threshold | OCREF $=2 \mathrm{~V}$ | 2.00 |  | 2.05 | V |
| Common Mode Range | (Note 1) | 0.1 |  | $\begin{array}{\|c} \hline \text { VDD- } \\ 2 \end{array}$ | V |
| Hysteresis |  | 20 | 40 | 60 | mV |
| VOL | $(O C R E F-O U T)=100 \mathrm{mV}, \mathrm{IOC}=100 \mu \mathrm{~A}$ |  | 0.2 | 0.4 | V |
| VOH, VDD - OC | $(O U T-O C R E F)=100 \mathrm{mV}, I O C=-100 \mu \mathrm{~A}$ |  | 0.2 | 0.4 | V |
| Propagation Delay | $($ OUT - OCREF) $= \pm 100 \mathrm{mV}$ |  | 90 | 175 | ns |

Note 1: Guaranteed by design. Not $100 \%$ tested in prodcution.

## PIN DESCRIPTIONS

AOP: Positive output of the converted current signal. Voltage from AOP to AON is the absolute value of the transimpedance amplifier output. AOP may show some "chopping" noise. The differential to single-ended conversion removes the common-mode noise between AOP and AON.Some high frequency filtering of AOP to GND can reduce the fast transient spikes. The output stage of AOP is shown in Figure 1.
AON: Negative output of the converted current signal. Voltage from AOP to AON is the absolute value of the transimpedance amplifier output. AON may show some "chopping" noise. The differential to single-ended conversion removes the common-mode noise between AOP and AON. Some high frequency filtering of AON to GND can reduce the fast transient spikes. Note that AON is above GND voltage. The output stage of AON is shown in Figure 1.

CSN: Input connection to one end of the internal current sense shunt resistor. Nominal resistance from CSP to CSN is $1.3 \mathrm{~m} \Omega$ The current shunt has a nominal temperature coefficient of $3530 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The temperature adjusted autozero gain is designed to cancel this temp co. effect. CSN may be referenced to GND for low side
sensing or to VDD for high side sensing. CSP - CSN may vary from $\pm 75 \mathrm{mV}$ from either GND or VDD. Current into CSN is defined as negative.

CSP: Input connection to the other end of the internal current sense shunt resistor. Nominal resistance from CSP to CSN is 1.3 mW . The current shunt has a nominal temperature coefficient of $3530 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The temperature adjusted autozero gain should cancel this temp co. effect. CSP may be referenced to GND for low side sensing or to VDD for high side sensing. CSP - CSN may vary from $\pm 75 \mathrm{mV}$ from either GND or VDD. Current into CSP is defined as positive.


Figure 1. AOP and AON output stage.

## PIN DESCRIPTIONS (cont.)

GND: This pin is the return point for all device currents.
INV: Negative input to the programmable amplifier to provide differential to single-ended signal conversion.
NI : Positive input to the programmable amplifier to provide differential to single-ended signal conversion.
OC: Overcurrent comparator output. When OUT is greater than OCREF, OC switches high. The OC comparator has a typical hysteresis of 25 mV .

OCREF: The reference pin of overcurrent comparator for setting overcurrent threshold voltage.
OUT: Output of the programmable amplifier intended to provide differential to single-ended signal conversion of the transimpedance amplifier's outputs.

## TYPICAL CHARACTERISTICS CURVES



Figure 2. Differential output voltage (AOP-AON) vs. input current (lN).


Figure 4. Differential output voltage (AOP - AON) vs. VDD and temperature.

Use this opamp to establish overall gain and nominal zero current reference voltage. This amplifier may be configured with a gain of one or more. Any non-common mode "chopping" noise between AOP and AON will show up at OUT. Some filtering of OUT may improve the application's performance.
SIGN: Sign comparator output. SIGN also controls the analog switches in the cross-switching block to keep AOP greater than AON. At currents near zero amps, the sign comparator may switch from "chopping" noise from the transimpedance amplifier.

VDD: VDD is the power input connection for this device. Its input range is from 4.8 V to 14 V . Bypass to GND using good quality ceramic capacitors.


Figure 3. Quiescent AOP, AON output voltage vs. temperature.


Figure 5. Typical shunt resistance vs. temperature.

## LAB EVALUATION CIRCUIT

The circuit shown uses a pulse generator to switch currents while observing the analog voltage of the sensed current. A four position switch can be used to experiment
with different gain settings for the programmable amplifier. The OCREF voltage and the NI DC bias voltage can be adjusted with $1 \mathrm{k} \Omega$ potentiometers to offset the amplifier output and set the overcurrent comparator threshold.


## IMPORTANT NOTICE

Texas Instruments and its subsidiaries $(\mathrm{TI})$ reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

