## UNITRロロE

## Low Voltage Differential（LVD）SCSI 9 Line Terminator <br> FEATURES <br> DESCRIPTION

－First LVD only Active Terminator
－Meets SCSI SPI－2 Ultra2（Fast－40） and Ultra3／Ultra160（Fast－80） Standards
－ 2.7 V to 5.25 V Operation
－Differential Failsafe Bias

The UCC5640 is an active terminator for Low Voltage Differential（LVD） SCSI networks．This LVD only design allows the user to reach peak bus performance while reducing system cost．The device is designed as an active Y－terminator to improve the frequency response of the LVD Bus． Designed with a 1.5 pF channel capacitance，the UCC5640 allows for mini－ mal bus loading for a maximum number of peripherals．With the UCC5640，the designer will be able to comply with the Fast－40 SPI－2 and Fast－80 SPI－3 specifications．The UCC5640 also provides a much－needed system migration path for ever improving SCSI system standards．This de－ vice is available in the 24 pin TSSOP and 28 pin TSSOP for ease of lay－ out use．

The UCC5640 is not designed for use in single ended or high voltage dif－ ferential systems．

## BLOCK DIAGRAM



## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS

TERMPWR Voltage $\qquad$ $+6 \mathrm{~V}$
Signal Line Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . OV to 3.6V
Package Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W
Storage Temperature . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) . . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Currents are positive into negative out of the specified terminal. consult Packaging Section of Databook for thermal limitations and considerations of package.
RECOMMENDED OPERATING CONDITIONS
TERMPWR Voltage 2.7 V to 5.25 V


ELECTRICAL CHARACTERISTICS: Unless otherwise stated, specifications apply for $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, TRMPWR = 3.3V. $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Regulator Section |  |  |  |  |  |
| 1.25V Regulator | DIFSENS connected to DIFFB | 1.15 | 1.25 | 1.35 | V |
| 1.25V Regulator Source Current | DIFSENS connected to DIFFB |  | -100 | -80 | mA |
| 1.25V Regulator Sink Current | DIFSENS connected to DIFFB | 80 | 100 |  | mA |
| 1.3V Regulator | DIFFB connected to GND | 1.2 | 1.3 | 1.4 | V |
| 1.3V Regulator Source Current | DIFSENS to GND | -15 |  | -5 | mA |
| 1.3V Sink Current | DIFSENS to 3.3V | 50 |  | 200 | $\mu \mathrm{A}$ |
| Differential Termination Section |  |  |  |  |  |
| Differential Impedance | -2.5 mA to 4.5 mA | 100 | 105 | 110 | $\Omega$ |
| Common Mode Impedance | L+ connected to L- | 110 | 150 | 165 | $\Omega$ |
| Differential Bias Voltage | No load, L+ or L- | 100 |  | 125 | mV |
| Common Mode Bias |  | 1.15 | 1.25 | 1.35 | V |
| Output Leakage, Disconnect | $\begin{aligned} & \text { DISCNCT, TRMPWR }=0 \text { to } 5.25 \mathrm{~V} \text {, } \\ & \text { VIINE }=0.2 \text { to } 5.25 \mathrm{~V} \end{aligned}$ |  | 10 | 400 | nA |
| Output Capacitance | Single ended measurement to ground (Note 1) |  |  | 3 | pF |

Low Voltage Differential (LVD) Status Bit Section

| ISOURCE | $V_{\text {LOAD }}=2.4 \mathrm{~V}$ |  | -6 | -4 | mA |
| :--- | :--- | :--- | :---: | :---: | :---: |
| ISINK | $\mathrm{V}_{\text {LOAD }}=0.4 \mathrm{~V}$ | 2 | 5 |  | mA |

Disconnect \& Differential Sense Input Section

| DISCNCT Threshold |  | 0.8 |  | 2 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Current | At OV and 3.3V | -30 | -10 |  | $\mu \mathrm{~A}$ |
| Differential Sense SE to LVD Threshold |  | 0.5 |  | 0.7 | V |
| Differential Sense LVD to HPD Threshold |  | 1.9 |  | 2.4 | V |

Note 1: Guaranteed by design. Not 100\% tested in production.

## PIN DESCRIPTION

DIFFB: Differential sense filter pin should be connected to a $0.1 \mu \mathrm{~F}$ capacitor and $20 \mathrm{k} \Omega$ resistor to Diff Sense.

DIFSENS: The SCSI bus differential sense line to detect what type of devices are connected to the SCSI Bus.

DISCNCT: Disconnect pin shuts down the terminator when it is not at the end of the bus.

## GND: Ground.

Ln -: Negative line in differential applications for the SCSI Bus.

Ln +: Positive line for differential applications for the SCSI Bus.

LVD: (28 pin package only) Indicates that the bus is in LVD mode.

REG: Regulator bypass; must be connected to a $4.7 \mu \mathrm{~F}$ capacitor to ground.

TRMPWR: VIN 2.7 V to 5.25 V power supply.

## APPLICATION INFORMATION



Figure 1. Application diagram.

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries $(\mathrm{TI})$ reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

