## 捷多邦,专业PCB打样工厂,24小时加急出货 TPS2212

**DB PACKAGE** 

(TOP VIEW)

## SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS

SLVS193 - APRIL 1999

- Fully Integrated V<sub>CC</sub> and V<sub>pp</sub> Switching for Low Power Single-Slot PC Card™ Interface
- Low r<sub>DS(on)</sub> (160-mΩ V<sub>CC</sub> Switches)
- Low Current Limit, 450 mA (V<sub>CC</sub>) Typ
- 3.3-V Low-Voltage Mode
- 12-V Supply Can Be Disabled Except During 12-V Flash Programming
- Short-Circuit and Thermal Protection
- Space-Saving 16-Pin SSOP (DB)
- Compatible With 3.3-V, 5-V, and 12-V PC Cards
- Break-Before-Make Switching
- Typical Applications Include: PCMCIA PC Card Sockets in PDAs, PBXs, Bar Code Scanners, Compact Flash and Smart Cards

#### VCCD0 $\square$ 16 **SHDN** VCCD1 I 15 VPPD0 3 14 3.3V 💶 13 3.3V I □ VCC 5V 🗆 □ vcc 5V I 11 □ vcc 6 GND □□ 10 $\overline{0}$

#### description

The TPS2212 PC Card power-interface switch provides an integrated power-management solution for a single low power PC Card. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on a single integrated circuit, using the Texas Instruments LinBiCMOS™ process. The circuit allows the distribution of 3.3-V, 5-V, and/or 12-V card power, and is compatible with many PCMCIA controllers. The current-limiting feature eliminates the need for fuses, which reduces component count and improves reliability. Current-limit reporting can help the user isolate a system fault to the PC Card.

The TPS2212 features a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5 V. Bias power can be derived from either the 3.3-V or 5-V inputs. This facilitates low-power system designs such as sleep mode and pager mode, where only 3.3 V is available.

End equipment for the TPS2212 includes notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners. This device is well suited for those applications which need to limit the power provided to the PC card due to power supply constraints. In many applications, such as palm computers, the system cannot allocate more than 200 mA of current to a PC card slot. For these lower power applications, the TPS2212 provides the same advanced level of protection as the TPS2211 provides for higher power applications.

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICE	
TA	SMALL OUTLINE	
	(DB)	
–40°C to 85°C	TPS2212IDBLE	

The DB package is only available left-end taped and reeled (indicated by the LE suffix on the device type, e.g. TPS2212IDBLE).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PC Card is a trademark of PCMCIA (Personal Computer Memory Card International Association). LinBiCMOS is a trademark of Texas Instruments Incorporated.



## typical PC-card power-distribution application



#### **Terminal Functions**

TERI	VINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
3.3V	3, 4	I	3.3-V V <sub>CC</sub> input for card power and/or chip power if 5 V is not present
5V	5, 6	Ι	5-V V <sub>CC</sub> input for card power and/or chip power
VPPI	9	I	Main VPP input, typically 12 V, allows 3.3 V-12 V.
VCC	11, 12, 13	0	Switched output that delivers 0 V, 3.3-V, 5-V, or high impedance to card
VPP	10	0	Switched output that delivers 0 V 3.3-V, 5-V, VPPI (12V), or high impedance to card
GND	7		Ground
OC	8	0	Logic-level overcurrent reporting output that goes low when an overcurrent conditions exists
SHDN	16	Ι	Logic input that shuts down the TPS2212 and sets all power outputs to high-impedance state
VCCD0	1	I	Logic input that controls voltage of VCC (see control-logic table)
VCCD1	2	Ī	Logic input that controls voltage of VCC (see control-logic table)
VPPD0	15	I	Logic input that controls voltage of VPP (see control-logic table)
VPPD1	14	Ī	Logic input that controls voltage of VPP (see control-logic table)

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range for card power:	V <sub>I(5V)</sub>	0.3 V to 7 V
	V <sub>I(3.3V)</sub>	0.3 V to 7 V
	V <sub>I(VPPI)</sub>	0.3 V to 14 V
Logic input voltage		0.3 V to 7 V
Continuous total power dissipation .		See Dissipation Rating Table
Output current (each card): IO(VCC	;)	internally limited
I <sub>O(VPP</sub>	,	internally limited
Operating virtual junction temperature	é range, T」	–40°C to 150°C
Operating free-air temperature range	e, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>sta</sub>		
		260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DB	775 mW	6.2 mW/°C	496 mW	403 mW

These devices are mounted on an FR4 board with no special thermal considerations.

### recommended operating conditions

		MIN	MAX	UNIT
	V <sub>I(5V)</sub>	0	5.25	V
Input voltage, V <sub>I</sub>	V <sub>I</sub> (3.3V)	0	5.25	V
	VI(VPPI)	0	13.5	V
Output Current	lO(VCC)		250	mA
Output Current	lO(VPP)		150	mA
Operating virtual junction	emperature, T <sub>J</sub>	-40	125	°C



## electrical characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

#### power switch

	PARAME	TER	TEST CONDITIONS†	MIN	TYP	MAX	UNIT
		5 V to VCC	V <sub>I(5V)</sub> = 5 V		160	210	
		3.3 V to VCC	$V_{I(5V)} = 5 \text{ V}, \qquad V_{I(3.3V)} = 3.3 \text{ V}$		160	210	mΩ
	Switch resistance	3.3 V to VCC	$V_{I(5V)} = 0 \text{ V}, \qquad V_{I(3.3V)} = 3.3 \text{ V}$		160	210	
	Switch resistance	5 V to VPP	T <sub>J</sub> =25°C			6	
		3.3 V to VPP	T <sub>J</sub> =25°C			6	Ω
		12 V to VPP	T <sub>J</sub> =25°C			1	
VO(VPP)	Clamp low voltage		I <sub>pp</sub> at 10 mA			0.8	V
VO(VCC)	Clamp low voltage		I <sub>CC</sub> at 10 mA			0.8	V
		I high impedance state	T <sub>A</sub> = 25°C		1	10	
l	l cologo ourrent	Ipp high-impedance state	T <sub>A</sub> = 85°C			50	
likg	Leakage current	Lee high impedance state	T <sub>A</sub> = 25°C	1		10	μΑ
		ICC high-impedance state	T <sub>A</sub> =85°C			50	
		V <sub>I(5V)</sub> = 5 V	V <sub>O(VCC)</sub> = 5 V, V <sub>O(VPP)</sub> = 12 V		40	150	
Ц	Input current	V <sub>I(5V)</sub> = 0 V, V <sub>I(3.3V)</sub> = 3.3 V	V <sub>O(VCC)</sub> = 3.3 V, V <sub>O(VPP)</sub> = 12 V		40	150	μА
		Shutdown mode	$V_{O(VCC)} = V_{O(VPP)} = Hi-Z$			1	
loo	Short-circuit	IO(VCC)	T <sub>J</sub> = 85°C, output powered into a	300		600	mA
los	output-current limit	I <sub>O(VPP)</sub>	short to GND	120		400	mA

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### logic section

PARAMETER	TEST CONDITIONS†	MIN	MAX	UNIT
Logic input current			1	μΑ
Logic input high level		2		V
Logic input low level			0.8	V
Logic output high lovel	$V_{I(5V)} = 5 \text{ V},  I_{O} = 1 \text{ mA}$	V <sub>I(5V)</sub> – 0.4		\/
Logic output high level	$V_{I(5V)} = 0 \text{ V},  I_{O} = 1 \text{ mA},  V_{I(3.3V)} = 3.3 \text{ V}$	$V_{I(3.3V)} - 0.4$		V
Logic output low level	I <sub>O</sub> = 1 mA		0.4	V

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

## switching characteristics‡

PARAMETER		TEST CONDITIONS§		MIN	TYP	MAX	UNIT
Γ.	Rise times, output	VO(VCC)			2.8		
t <sub>r</sub>	Rise times, output	VO(VPP)			6.4		mo
Ī.,	Fall times, output	Vo(vcc)			4.5		ms
tf	Fall times, output	VO(VPP)			12		
		Via (DDD a) to Via a (DD)	ton		6.8		
		VI(VPPD0) to VO(VPP)	toff		18		
١	Propagation delay (see Figure1)	V	ton		4		mo
tpd	Propagation delay (see Figure 1)	VI(VCCD1) to VO(VCC) (3.3V)	toff		17		ms
		ton		6.6			
		VI(VCCD0) to VO(VCC) (5V)			17		

 $<sup>\</sup>ddagger$  Switching Characteristics are with C  $_L$  = 150  $\mu F.$  § Refer to Parameter Measurement Information



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuits and Voltage Waveforms

#### **Table of Timing Diagrams**

	FIGURE
VCC Propagation Delay and Rise Time With 1-μF Load, 3.3-V Switch	2
VCC Propagation Delay and Fall Time With 1-μF Load, 3.3-V Switch	3
VCC Propagation Delay and Rise Time With 150-μF Load, 3.3-V Switch	4
VCC Propagation Delay and Fall Time With 150-μF Load, 3.3-V Switch	5
VCC Propagation Delay and Rise Time With 1-μF Load, 5-V Switch	6
VCC Propagation Delay and Fall Time With 1-μF Load, 5-V Switch	7
VCC Propagation Delay and Rise Time With 150-μF Load, 5-V Switch	8
VCC Propagation Delay and Fall Time With 150-μF Load, 5-V Switch	9
VPP Propagation Delay and Rise Time With 1-μF Load, 12-V Switch	10
VPP Propagation Delay and Fall Time With 1-μF Load, 12-V Switch	11
VPP Propagation Delay and Rise Time With 150-μF Load, 12-V Switch	12
VPP Propagation Delay and Fall Time With 150-μF Load, 12-V Switch	13

#### PARAMETER MEASUREMENT INFORMATION




Figure 2. VCC Propagation Delay and Rise Time With 1-μF Load, 3.3-V Switch




Figure 4. VCC Propagation Delay and Rise Time With 150-μF Load, 3.3-V Switch




Figure 3. VCC Propagation Delay and Fall Time With 1-μF Load, 3.3-V Switch




Figure 5. VCC Propagation Delay and Fall Time With 150-μF Load, 3.3-V Switch

#### PARAMETER MEASUREMENT INFORMATION





Figure 6. VCC Propagation Delay and Rise Time With 1-µF Load, 5-V Switch



With 1-µF Load, 5-V Switch




Figure 8. VCC Propagation Delay and Rise Time With 150-µF Load, 5-V Switch




Figure 9. VCC Propagation Delay and Fall Time With 150-µF Load, 5-V Świtch

#### PARAMETER MEASUREMENT INFORMATION




Figure 10. VPP Propagation Delay and Rise Time
With 1-μF Load, 12-V Switch





Figure 12. VPP Propagation Delay and Rise Time
With 150-μF Load, 12-V Switch



t – Time – ms Figure 11. VPP Propagation Delay and Fall Time With 1-μF Load, 12-V Switch




Figure 13. VPP Propagation Delay and Fall Time With 150-μF Load, 12-V Switch

## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**

			FIGURE
I <sub>CC(5V)</sub>	Supply current	vs Junction Temperature	14
ICC(3.3V)	Supply current	vs Junction Temperature	15
rDS(on)	Static drain-source on-state resistance, 5-V VCC switch	vs Junction Temperature	16
rDS(on)	Static drain-source on-state resistance, 3.3-V VCC switch	vs Junction Temperature	17
rDS(on)	Static drain-source on-state resistance, 12-V VPP switch	vs Junction Temperature	18
VO(VCC)	Output voltage, 5-V VCC switch	vs Output current	19
VO(VCC)	Output voltage, 3.3-V VCC switch	vs Output current	20
VO(VPP)	Output voltage, 12-V VPP switch	vs Output current	21
los(vcc)	Short-circuit current, 5-V VCC switch	vs Junction Temperature	22
los(vcc)	Short-circuit current, 3.3-V VCC switch	vs Junction Temperature	23
IOS(VPP)	Short-circuit current, 12-V VPP switch	vs Junction Temperature	24

#### TYPICAL CHARACTERISTICS

ICC - Supply Current - µA





Figure 14

5-V VCC SWITCH

STATIC DRAIN-SOURCE ON-STATE RESISTANCE

vs



SUPPLY CURRENT
VS

JUNCTION TEMPERATURE

45

VO(VCC) = 3.3 V
VO(VPP) = 12 V
No Load

41

39

37


35

-50 -25 0 25 50 75 100 125

T\_J - Junction Temperature - °C

3.3-V VCC SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE

Figure 15





#### TYPICAL CHARACTERISTICS

4.99

4.98

4.97

4.96

4.95

4.94

Vo(VCC) - Output Voltage - V





Figure 18




**OUTPUT VOLTAGE** ٧S **OUTPUT CURRENT** -40°C 25°C 85°C 125°C 0.05 0.15 0 0.1 0.2 0.25

IO(VCC) - Output Current - A


Figure 19

5-V VCC SWITCH






#### **TYPICAL CHARACTERISTICS**



**SHORT-CIRCUIT CURRENT** JUNCTION TEMPERATURE 0.28



#### APPLICATION INFORMATION

#### overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited on-board memory. The idea of add-in cards quickly took hold; modems, wireless LANs, GPS systems, multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association) was established, comprised of members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the *plug and play* concept, i.e. cards and hosts from different vendors should be compatible.

#### PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connectors. This power interface consists of two VCC, two VPP, and four ground terminals. Multiple VCC and ground terminals minimize connector-terminal and line resistance. The two VPP terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the VCC terminals; flash-memory programming and erase voltage is supplied through the VPP terminals.

#### designing for voltage regulation

The current PCMCIA specification for output voltage regulation of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply will have an output voltage regulation ( $V_{PS(reg)}$ ) of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses ( $V_{PCB}$ ) in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore the allowable voltage drop ( $V_{DS}$ ) for the TPS2212 is the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the TPS2212. The voltage drop is the output current multiplied by the switch resistance of the TPS2212. Therefore, the maximum output current that can be delivered to the PC Card in regulation is the allowable voltage drop across the TPS2212 divided by the output switch resistance.

$$I_{O}max = \frac{V_{DS}}{r_{DS(on)}}$$

The VCC outputs deliver 250 mA continuous at 5 V and 3.3 V within regulation over the operating temperature range. Using the same equations, the PCMCIA specification for output voltage regulation of the 3.3 V output is 300 mV. Using the voltage drop percentages for power supply regulation (2%) and PCB resistive loss (1%), the allowable voltage drop for the 3.3 V switch is 200 mV. The 12-V outputs (VPP) of the TPS2212 can deliver 150 mA continuously.



SLVS193 - APRIL 1999

#### APPLICATION INFORMATION

#### overcurrent and overtemperature protection

PC Cards are inherently subject to damage from mishandling. Host systems require protection against short-circuited cards that could lead to power supply or PCB trace damage. Even systems sufficiently robust to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in a sudden loss of system power. Most hosts include fuses for protection. The reliability of fused systems is poor and requires troubleshooting and repair, usually by the manufacturer, when fuses are blown.

The TPS2212 uses sense FETs to check for overcurrent conditions in each of the VCC and VPP outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. When an overcurrent condition is detected, only the power output affected is limited; all other power outputs continue to function normally. The  $\overline{OC}$  indicator, normally a logic high, is a logic low when an overcurrent condition is detected providing for initiation of system diagnostics and/or sending a warning message to the user.

During power up, the TPS2212 controls the rise time of the VCC and VPP outputs and limits the current into a faulty card or connector. If a short circuit is applied after power is established (e.g., hot insertion of a bad card), current is initially limited only by the impedance between the short and the power supply. In extreme cases, as much as 5 A to 10 A may flow into the short before the current limiting of the TPS2212 engages. If the VCC or VPP outputs are driven below ground, the TPS2212 may latch nondestructively in an off state. Cycling power will reestablish normal operation.

Overcurrent limiting for the VCC outputs is designed to activate if powered up into a short in the range of 300 mA to 600 mA, typically at about 450 mA. The VPP outputs limit from 120 mA to 400 mA, typically around 280 mA. The protection circuitry acts by linearly limiting the current passing through the switch rather than initiating a full shutdown of the supply. Shutdown occurs only during thermal limiting.

Thermal limiting prevents destruction of the IC from overheating if the package power dissipation ratings are exceeded. Thermal limiting disables power output until the device has cooled.

#### 12-V supply not required

Most PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The TPS2212 offers considerable power savings by using an internal charge pump to generate the required higher voltages from the 5-V input. Therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Do not ground the VPPI switch input when the VPPI input is not used. Additional power savings are realized by the TPS2212 during a software shutdown in which quiescent current drops to a maximum of 1  $\mu$ A.

#### 3.3-V low-voltage mode

The TPS2212 will operate in a 3.3-V low-voltage mode when 3.3 V is the only available input voltage  $(V_{I(5V)} = 0)$ . This allows host and PC Cards to be operated in low-power 3.3-volts-only modes such as sleep or pager modes. Note that in these operation modes, the TPS2212 will derive its bias current from the 3.3-V input pin and only 3.3 V can be delivered to the PC Card.



#### APPLICATION INFORMATION

#### voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2212 meets all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V compatible cards be discharged to below 0.8 V before applying 3.3-V power. This functions as a power reset and ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge. The TPS2212 offers a selectable VCC and VPP ground state, in accordance with PCMCIA 3.3-V/5-V switching specifications.

#### output ground switches

PC Card specification requires that  $V_{CC}$  be discharged within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes.

### power supply considerations

The TPS2212 has multiple pins for each of its 3.3-V and 5-V power inputs and for the switched VCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is significantly higher than that specified, resulting in increased voltage drops and lost power. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the TPS2212, the power supply inputs should be bypassed with a 1- $\mu$ F electrolytic or tantalum capacitor paralleled by a 0.047- $\mu$ F to 0.1- $\mu$ F ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1- $\mu$ F, or larger, ceramic capacitor; doing so improves the immunity of the TPS2212 to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the TPS2212 and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below -0.3 V.

#### calculating junction temperature

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figures 16 through 18 using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta JA}\right) + T_{A}, R_{\theta JA} = 108^{\circ}C/W$$


Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.



#### **APPLICATION INFORMATION**

#### **ESD** protection

All TPS2212 inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The VCC and VPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1- $\mu$ F capacitors protects the devices from discharges up to 10 kV.



NOTE A: MOSFET switch S6 has a back-gate diode from the source to the drain. Unused switch inputs should never be grounded.

Figure 25. Internal Switching Matrix, TPS2212 Control Logic



#### **APPLICATION INFORMATION**

## **TPS2212 control logic**

#### **VPP**

	CONTROL SIGNALS			INTERNAL SWITCH SETTINGS		
SHDN	VPPD0	VPPD1	S4	<b>S</b> 5	S6	VPP
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	vcc†
1	1	0	OPEN	OPEN	CLOSED	VPPI
1	1	1	OPEN	OPEN	OPEN	Hi-Z
0	Х	Х	OPEN	OPEN	OPEN	Hi-Z

<sup>†</sup> Output depends on AVCC

### VCC


CONTROL SIGNALS			INTERNAL SWITCH SETTINGS			OUTPUT
SHDN	VCCD1	VCCD0	S1	S2	<b>S</b> 3	VCC
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	3.3 V
1	1	0	OPEN	OPEN	CLOSED	5 V
1	1	1	CLOSED	OPEN	OPEN	0 V
0	X	Х	OPEN	OPEN	OPEN	Hi-Z

#### APPLICATION INFORMATION

#### 12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 26, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in  $^2$  of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3  $\mu$ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the  $0.7-\Omega$  MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a generall purpose I/O terminal on the PCMCIA controller or tied high.

Figure 26. TPS2212 with TPS6734 12-V, 120-mA Supply




#### **MECHANICAL DATA**

### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **28 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated