# TPS7维护丁PS/P4187年PS7425;时和多2430, TPS7433 FAST-TRANSIENT-RESPONSE USING SMALL OUTPUT CAPACITOR 200-mA LOW-DROPOUT VOLTAGE REGULATORS

SLVS212 – DECEMBER 1999

- Fast Transient Response Using Small Output Capacitor (10 μF)
- 200-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 3-V and 3.3-V
- Dropout Voltage Down to 170 mV at 200 mA (TPS7433)
- 3% Tolerance Over Specified Conditions
- 8-Pin SOIC Package
- Thermal Shutdown Protection

# D PACKAGE (TOP VIEW) EN [ 1 8 SENSE NC 2 7 OUT NC 3 6 GND IN 4 5 IN

NC - No internal connection


#### description


This device is designed to have a fast transient response and be stable with 1-μF capacitors. This combination provides high performance at a reasonable cost.


Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV at an output current of 200-mA for the TPS7433). This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu\text{A}$  at T<sub>J</sub> = 25°C.

The TPS74xx is offered in 1.5-V, 1.8-V, 2.5-V, 3-V, and 3.3-V. Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS74xx family is available in 8 pin SOIC package.









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLVS212 – DECEMBER 1999

#### **AVAILABLE OPTIONS**

т.	OUTPUT VOLTAGE (V)	PACKAGED DEVICES		
T <sub>J</sub>	ТҮР	SOIC (D)		
-40°C to 125°C	3.3	TPS7433D		
	3	TPS7430D		
	2.5	TPS7425D		
	1.8	TPS7418D		
	1.5	TPS7415D		


The D package is available taped and reeled. Add an R suffix to the device type (e.g., TPS7433DR).



<sup>&</sup>lt;sup>†</sup> See application information section for capacitor selection details.

Figure 1. Typical Application Configuration

#### functional block diagram





SLVS212 - DECEMBER 1999

#### **Terminal Functions**

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
EN	1	I	Enable input				
GND	6		Regulator ground				
IN	4, 5	I	Input voltage				
NC	2, 3		Not connected				
OUT	7	0	Regulated output voltage				
SENSE	8	Ī	Sense				

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	0.3 V to 8 V
Voltage range at EN	
Peak output current	Internally limited
Continuous total power dissipation	See dissipation rating tables
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
	0	568 mW	5.68 mW/°C	312 mW	227 mW
0	250	904 mW	9.04 mW/°C	497 mW	361 mW

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> §	2.5	7	V
Output current, IO (see Note 1)	0	200	mA
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

<sup>§</sup> To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ . NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>‡</sup> All voltage values are with respect to network terminal ground.

SLVS212 - DECEMBER 1999

#### electrical characteristics over recommended operating free-air temperature range, $V_i = V_{O(tvp)} + 1 V$ , $I_O = 1 mA$ , $\overline{EN} = 0 V$ , $C_O = 1 \mu \dot{F}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TPS7415		2.5 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		1.5			
	1757415	2.5 V < V  < 7 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1.455		1.545		
	TPS7418	2.8 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		1.8			
		2.0 V < V  < 1 V	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	1.746		1.854		
Output voltage (10 μA to 200 mA load)	TPS7425	3.5 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		2.5		V	
(see Note 2)	11-37423	3.5 V < V  < 1 V	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	2.425		2.575		
	TPS7430	4.0 V < V <sub>1</sub> < 7 V	T <sub>J</sub> = 25°C		3.0			
	11 37430		$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	2.910		3.090		
	TPS7433	4.3 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		3.3			
	11 07 400	4.0 7 7 7 7	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	3.201		3.399		
		I <sub>O</sub> = 1 mA, EN = 0 V	T <sub>J</sub> = 25°C		80		μΑ	
		10 - 1111/1, 211 - 0 1	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			115	μπ	
Quiescent current (GND current) (See No	te 2)	I <sub>O</sub> = 100 mA, EN = 0 V	T <sub>J</sub> = 25°C		550		μА	
Quicoconi carroni (Criz carroni) (Coc ric	10 2)	10 = 100 1131, 211 = 0 1	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			850		
		I <sub>O</sub> = 200 mA, EN = 0 V	T <sub>J</sub> = 25°C		1300		μA	
		10 = 200 1131, 211 = 0 1	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			1500	μιτ	
Output voltage line regulation (ΔVO/VO) (see Notes 2 and 3)		$V_{O} + 1 V < V_{I} \le 7 V$	$T_J = 25^{\circ}C$		0.06		%/V	
Load regulation					5		mV	
Output noise voltage		BW = 300 Hz to 50 kHz, $T_J = 25^{\circ}C$	$C_O = 1 \mu F$ ,		190		μVrms	
Output current Limit		V <sub>O</sub> = 0 V			500	750	mA	
Thermal shutdown junction temperature					150		°C	
Standby current		2.5 V < V <sub>I</sub> < 7 V, T <sub>J</sub> = 25°C	EN = V <sub>I,</sub>			1	μА	
		$2.5 \text{ V} < \text{V}_{\text{I}} < 7 \text{ V},$ $\text{T}_{\text{J}} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	$\overline{EN} = V_{I,I}$			3	μА	
High level enable input voltage				2			V	
Low level enable input voltage						0.7	V	
Input current (EN)		EN = 0 V		-1		1		
		EN = V <sub>I</sub>		-1		1	μΑ	
Power supply ripple rejection (see Note 2)		f = 100 Hz, T <sub>J</sub> = 25°C	C <sub>O</sub> = 1 μF,		55		dB	
		I <sub>O</sub> = 200 mA,	T <sub>J</sub> = 25°C		180			
Desperatively and (see Note 4)	TPS7430	I <sub>O</sub> = 200 mA,	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			350	7	
Dropout voltage (see Note 4)	TD07400	I <sub>O</sub> = 200 mA,	T <sub>J</sub> = 25°C		170		mV	
	TPS7433	I <sub>O</sub> = 200 mA,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			315		

NOTES: 2. Minimum IN operating voltage is 2.5 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. Maximum IN voltage 7 V.
3. If V<sub>O</sub> = 1.5 V then V<sub>imax</sub> = 7 V, V<sub>imin</sub> = 2.5 V:
4. IN voltage equals V<sub>O</sub>(Typ) – 100 mV; TPS7430 and TPS7433 dropout limited by input voltage range limitations (i.e., TPS7430 input voltage needs to drop to 2.9 V for purpose of this test).

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - 2.5 \text{ V})}{100} \times 1000$$

If  $V_O \ge 2.5 \text{ V}$  then  $V_{imax} = 7 \text{ V}$ ,  $V_{imin} = V_O + 1 \text{ V}$ :

line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - (V_O + 1 V))}{100} \times 1000$$





SLVS212 - DECEMBER 1999

#### **Table of Graphs**


			FIGURE
٧o	Output voltage	vs Output current	2, 3, 4
	Output voltage	vs Junction temperature	5, 6
	Ground current	vs Junction temperature	7, 8
	Power supply ripple rejection	vs Frequency	12
	Output noise	vs Frequency	9
Zo	Output impedance	vs Frequency	10
VDO	Dropout voltage	vs Junction temperature	11
	Line transient response		13, 15
	Load transient response		14, 16
	Output voltage	vs Time	17
	(Stability) Equivalent series resistance (ESR)	vs Output current	19


#### TYPICAL CHARACTERISTICS







#### **TYPICAL CHARACTERISTICS**











**TPS7418** 





SLVS212 - DECEMBER 1999

#### TYPICAL CHARACTERISTICS









**TPS7430** 



#### **TYPICAL CHARACTERISTICS**

## RIPPLE REJECTION vs






Figure 12



#### TYPICAL CHARACTERISTICS






Figure 17



SLVS212 – DECEMBER 1999

#### **TYPICAL CHARACTERISTICS**




Figure 18. Test Circuit for Typical Regions of Stability (Figure 19)

### TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR) $^\dagger$




Figure 19

<sup>†</sup> ESR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



#### APPLICATION INFORMATION

The TPS74xx family includes five voltage regulators (1.5 V, 1.8 V, 2.5 V, 3 V, and 3.3 V).

#### minimum load requirements

The TPS74xx family is stable even at zero load; no minimum load is required for operation.

#### **SENSE** terminal connection

The SENSE terminal must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (1  $\mu$ F or larger) improves load transient response and noise rejection if the TPS74xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS74xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 1  $\mu$ F and the ESR (equivalent series resistance) must be at least 300 m $\Omega$ . Solid tantalum electrolytic and aluminum electrolytic are all suitable, provided they meet the requirements described previously.




Figure 20. Typical Application Circuit

#### regulator protection

The TPS74xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.



SLVS212 - DECEMBER 1999

#### **APPLICATION INFORMATION**

#### regulator protection (continued)

The TPS74xx also features internal current limiting and thermal protection. During normal operation, the TPS74xx limits output current to approximately 500 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where

T<sub>J</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.


SLVS212 - DECEMBER 1999

#### **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated