捷多邦,专业PCB打样工厂,2**不PS22月44A**,TPS2216A DUAL-SLOT PC CARD POWER SWITCHES FOR SERIAL PCMCIA CONTROLLERS

SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

- Fully Integrated xVCC and xVPP Switching
- xVPP Programmed Independent of xVCC
- 3.3-V, 5-V, and/or 12-V Power Distribution
- Low r_{DS(on)} (60-mΩ 3.3-V xVCC Switch and 140-mΩ 5-V xVCC Switch Typical)
- Short Circuit and Thermal Protection
- 150-μA (Maximum) Quiescent Current
- Standby Mode: 50-mA Current Limit (Typ)
- 12-V Supply Can Be Disabled
- 3.3-V Low-Voltage Mode
- Ambient Temperature . . . –40°C to 70°C
- Meets PC Card™ Standards
- TTL-Logic Compatible Inputs
- Available in 24-Pin and 30-Pin SSOP (DB), and 32-Pin TSSOP (DAP) Packages
- Break-Before-Make Switching
- Internal Power-On Reset

TPS2214A DB PACKAGE (TOP VIEW) ____ 5V 5V I 5V 🞞 23 NC 22 MODE DATA \Box 3 CLOCK \square 21 NC 20 🗀 12V LATCH -5 **□** BVPP 19 RESET -6 ☐ BVCC 12V 🗆 18 BVCC AVPP 🞞 8 17 16 STBY AVCC \Box 9 AVCC \square 10 15 D OC 14 🗀 3.3V **GND** 12 13 🞞 3.3V NC - No internal connection

PINOUTS FOR TPS2216A DAP AND DB PACKAGES ARE PROVIDED ON PAGE 2.

description

The TPS2214A and TPS2216A PC Card power-interface switches provide an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on single integrated circuits. These low-cost devices allow the distribution of 3.3-V, 5-V, and/or 12-V power to the card. The current-limiting feature eliminates the need for fuses. Current-limit reporting can help the user isolate a system fault.

The TPS2214A and TPS2216A feature a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5-V power. This feature facilitates low-power system designs such as sleep modes where only 3.3 V is available. These devices also have the ability to program the xVPP outputs independent of the xVCC outputs. A standby mode that changes all output-current limits to 50 mA (typical) has been incorporated.

End-equipment applications for these products include: notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners.

The TPS2216A is backward-compatible with the TPS2202A, TPS2206, and TPS2216. The TPS2214A is backward-compatible with the TPS2214.

AVAILABLE OPTIONS

	PACKAGED DEVICES†				
TA	PLASTIC SMALL OUTLINE (DB)	PowerPAD PLASTIC SMALL OUTLINE™ (DAP)			
-40°C to 70°C	TPS2214ADB(R), TPS2216ADB(R)	TPS2216ADAP(R)			

[†] The DB and DAP packages are available in tubes and left-end taped and reeled. Add R suffix to device type (e.g., TPS2216ADBR) for taped and reeled.

TEXAS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PC Card is a trademark of PCMCIA (Personal Computer Memory Card International Association).



TPS2214A, TPS2216A DUAL-SLOT PC CARD POWER SWITCHES FOR SERIAL PCMCIA CONTROLLERS SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

DAP PA	2216A .CKAGE VIEW)	TPS2216A DB PACKAGE (TOP VIEW)			
5V	32	5V 10 10 2 10 2 10 2 10 10	30		


NC - No internal connection

Terminal Functions

	TER	MINAL							
	NO.			1/0	DESCRIPTION				
NAME	TPS2214	TPS	2216	"	DESCRIPTION				
	DB-24	DB-30	DAP		3.3-V input for card power and/or chip power if 5.V is not present				
3.3V	13, 14	15, 16, 17	16, 17, 18	Ι	3.3-V input for card power and/or chip power if 5 V is not present				
5V	1, 2, 24	1, 2, 30	1, 2, 32	Ι	5-V input for card power and/or chip power				
12V	7, 20	7, 24	8, 25	Ι	12-V V _{pp} input card power				
AVCC	9, 10	9, 10, 11	10, 11, 12	0	VCC output: 3.3-V, 5-V, GND or high impedance to card				
AVPP	8	8	9	0	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card				
BVCC	17, 18	20, 21, 22	21, 22, 23	0	VCC output: 3.3-V, 5-V, GND or high impedance to card				
BVPP	19	23	24	0	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card				
GND	11	12	13		Ground				
MODE	22	29	30	I	TPS2206 operation when floating or pulled low; must be pulled high externally for TPS2216A operation. MODE is internally pulled low with a 150-k Ω pulldown resistor.				
<u>oc</u>	15	18	20	0	Logic-level output that goes low when an overcurrent or overtemperature condition exists.				
RESET	6	6	7	ı	Logic-level reset input active high. Do not connect if $\overline{\text{RESET}}$ pin is used. RESET is internally pulled low with a 150-k Ω pulldown resistor.				
RESET	12	14	14	ı	Logic-level reset input active low. Do not connect if RESET pin is used. The pin is internally pulled high with a 150-k Ω pullup resistor.				
STBY	16	19	19	I	Logic-level active low input sets the TPS2216 to standby mode and sets all current limits to 50 mA. The pin is internally pulled high with a 150-k Ω pullup resistor.				
CLOCK	4	4	5	Ι	Logic-level clock for serial data word				
DATA	3	3	4	Т	Logic-level serial data word				
LATCH	5	5	6	Τ	Logic-level latch for serial data word				
NC	21, 23	13, 25, 26, 27, 28	3, 15, 26, 27, 28, 29, 31		No internal connection				



functional block diagram (pin numbers refer to 30-pin DB package)



† Both 12V pins must be connected together.

TPS2214A, TPS2216A **DUAL-SLOT PC CARD POWER SWITCHES** FOR SERIAL PCMCIA CONTROLLERS SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

absolute maximum ratings over operating virtual free-air temperature (unless otherwise noted)†

Input voltage range for card power:	V _{I(3.3V)}	
	V _{I(5V)}	0.3 V to 6 V
		0.3 V to 14 V
		0.3 V to 6 V
Output voltage range: $V_{O(xVCC)}$		0.3 V to 6 V
V _{O(xVPP)} .		0.3 V to 14 V
		See Dissipation Rating Table
Output current: I _{O(xVCC)}		Internally limited
I _{O(xVPP)}		Internally limited
		–40°C to 125°C
Storage temperature range, T _{stq}		–55°C to 150°C
		260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ DERATING FACTOR ‡ POWER RATING ABOVE $T_A = 25^{\circ}C$		T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
DB	1095 mW	10.99 mW/°C	602 mW	438 mW	
DAP	4255 mW	42.55 mW/°C	2340 mW	1702 mW	

[‡]These devices are mounted on an JEDEC low-k board (2 oz. traces on surface), 1-W power applied.

recommended operating conditions

		MIN	MAX	UNIT
	V _I (3.3V)	2.7	5.25	V
Input voltage, V _I	V _{I(5V)}	2.7	5.25	V
	V _{I(12V)}	2.7	13.5	V
Output sumant I-	$I_{O(VCC)}$ at $T_A = 70^{\circ}C$		750	mA
Output current, IO	$I_{O(VPP)}$ at $T_A = 70^{\circ}C$		200	mA
Clock frequency			2.5	MHz
	Data	200		
Pulse duration	Latch	250		ns
	Clock	100		
Data hold time§		100		ns
Data setup time§		100		ns
Latch delay time§	ch delay time§			ns
Clock delay time§		250	250	
Operating virtual junction temperature, T _J -40 100		100	°C	

[§] Refer to Figures 2 and 3.



electrical characteristics, $T_J = 25^{\circ}C$, $V_{I(5V)} = 5$ V, $V_{I(3.3V)} = 3.3$ V, $V_{I(12V)} = 12$ V, \overline{STBY} floating, all outputs unloaded (unless otherwise noted)

power switch

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		3.3 V to xVCC, with	h one or	$T_J = 25^{\circ}C$, $V_{I(5V)} = 0$ or 5, $I_O = 750$ mA		60	105		
		two switches on		$T_J = 85^{\circ}C$, $V_{I(5V)} = 0$ or 5, $I_O = 750$ mA		90	140	m()	
		5 V to xVCC, with	one or	$T_J = 25^{\circ}C$, $I_O = 750 \text{ mA}$		140	185	mΩ	
		two switches on		$T_J = 85^{\circ}C$, $I_O = 750 \text{ mA}$		160	200		
	Switch resistance†	3.3 V/5 V/12 V to x	\/DD	$T_J = 25$ °C, $I_O = 50$ mA		0.7	1.5		
	Switch resistance i	3.3 V/3 V/12 V to X	VI I	$T_J = 85^{\circ}C$, $I_O = 50 \text{ mA}$		1.4	2.5		
		3.3 V/5 V to xVCC		$T_J = 25^{\circ}C$, $\overline{STBY} = low$, $I_O = 30 \text{ mA}$		1.4	2	Ω	
		3.5 V/3 V to XVOO		$T_J = 85^{\circ}C$, $\overline{STBY} = low$, $I_O = 30 \text{ mA}$		2	3	32	
		3.3 V/5 V/12 V to x	\/PP	$T_J = 25^{\circ}C$, $\overline{STBY} = low$, $I_O = 30 \text{ mA}$		5	7		
		0.0 1/0 1/12 1 10 %		$T_J = 85^{\circ}C$, $\overline{STBY} = low$, $I_O = 30 \text{ mA}$		10	16		
	Clamp low voltage	VO(xVCC)		IO(xVCC) at 10 mA, After reset		0.275	0.8	V	
		VO(xVPP)		IO(xVPP) at 10 mA, After reset		0.275	0.8		
		IO(xVCC) high-imp	edance	T _J = 25°C		1	10		
likg	Leakage current	state		T _J = 85°C		2	50	μΑ	
Inkg		IO(xVPP) high-impedance state		T _J = 25°C		1	10		
				T _J = 85°C		2	50		
		ut IO(xVCC) IO(xVPP) Standby mode, I _{O(xVCC)}		T _J = 85°C,	1		2.5	Α	
l	Short-circuit output			Output powered into a short to GND	250		500	mA	
los	current limit†			T _J = 85°C, Output powered into a short to GND,	35		65	mA	
		Standby mode, IO(xVPP)		STBY = 0 V	30		60		
	Current limit	xVCC switch		400 mO about aircuit		100			
	response time‡	xVPP switch		100-mΩ short circuit		16		μs	
			I _I (3.3V)			0.01	2		
		l	I _{I(5V)}	$V_{O(xVCC)} = V_{O(xVPP)} = 5 V$		100	120	μΑ	
		Normal operation and in reset	I _{I(12V)}			6	10		
		mode	I _I (3.3V)	, , , , , , , , , , , , , , , , , , ,		100	120		
l _l	Input current§		I _{I(5V)}	$V_{I(5V)} = 0$, $V_{O(xVCC)} = 3.3 \text{ V}$, $V_{O(xVPP)} = 12 \text{ V}$		0		μΑ	
			I _{I(12V)}	1-O(XVFF) 1-1		22	30		
			I _{I(3.3V)}				1		
			I _{I(5V)}	$V_{O(xVCC)} = Hi-Z, V_{O(xVPP)} = Hi-Z$			1	μΑ	
		I _{I(12V)}					1		
	Thermal shutdown‡	Trip point, TJ				155		°C	
	THOMING OFFICEOWITE	Hysteresis				10)	

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature (250-µs-wide pulse, less than 0.5% duty cycle); thermal effects must be taken into account separately.

NOTE: $V_{I(3.3V)}$ or $V_{I(5V)}$ must be biased for switches to function.



[‡] Specified by design, not tested in production.

[§] Input currents do not include logic input currents (presented in electrical characteristics for logic section); clock is inactive.

TPS2214A, TPS2216A **DUAL-SLOT PC CARD POWER SWITCHES** FOR SERIAL PCMCIA CONTROLLERS SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

electrical characteristics, T_J = 25°C, $V_{I(5V)}$ = 5 V, $V_{I(3.3V)}$ = 3.3 V, $V_{I(12V)}$ = 12 V, \overline{STBY} floating, all outputs unloaded (unless otherwise noted) (continued)

logic section (CLOCK, DATA, LATCH, MODE, RESET, RESET, STBY, OC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	. — .	$V_{I(RESET)} = 5 \text{ V or } V_{I(RESET)} = 0 \text{ V}$		30	50	
	I _I (RESET) or I _I (RESET) [†]	$V_{I(RESET)} = 0 \text{ V or } V_{I(RESET)} = 5 \text{ V}$			1	
	1	VI(MODE) = 5 V		30	50	
Logic input current	I(MODE) [†]	VI(MODE) = 0 V			1	μΑ
	lucara at	V _I (STBY) = 5 V				
	II(STBY) [†]	V _{I(STBY)} = 0 V		30	50	
	I(CLOCK) or I(DATA) or I(LATCH)				1	
Logic input high leve		V _{I(5V)} = 5 V	2			V
Logic input high leve		V _{I(5V)} = 0 V	2			V
Logic input low level					0.8	V
		$V_{I(5V)} = 5 \text{ V}, \qquad I_{O} = 1 \text{ mA}$	V _{I(5V)} -0.4			V
Logic output high lev	ei, OC	$V_{I(5V)} = 0 \text{ V}, \qquad I_{O} = 1 \text{ mA}$	V _{I(3.3V)} -0.4			٧
Logic output low leve	ıl, <mark>OC</mark>	I _O = 1 mA			0.4	V

[†] RESET and MODE have internal 150-kΩ pulldown resistors; RESET and STBY have internal 150-kΩ pullup resistors.

switching characteristics

t ₁ Output rise timest C (L(xVCC) = 0.1 μF, C) (L(xVPP) = 0.1 μF, C) (L(xVPP) = 0.8 kg) (D(xVPP) = 0.9 kg) (D(xVPP) = 0.9 kg) (D(xVPP) = 0.9 kg) (D(xVPP) = 0.9 kg) (D(xVPP) = 0.8 kg) (D(xVPP) (D(xVPP) = 0.1 μF, C) (L(xVPP) = 0.1 μF, C) (L(xVPP		PARAMETER†	LOAD CONDITION†	TEST CONDITIONS†		MIN TYP	MAX	UNIT
t _r Output rise times [‡] Output fall times [‡] Output fal	PARAMETERI		$C_{L(xVCC)} = 0.1 \mu F,$ $C_{L(xVPP)} = 0.1 \mu F,$	VO(xVCC)		1		
CL(xVCC) = 150 µF, C(xVPP) = 10 µF, C(xVPP) =		Outroot size a time at	IO(x)/CC) = 0\$.	VO(xVPP)		0.8		
O(x/VCC) = 1.0	۱۲	output lise tillies+	$C_{L(xVCC)} = 150 \mu F$,	VO(xVCC)		1.2		1115
Toutput fall times			IO(xVCC) = 1 A,	VO(xVPP)		2.5		
			$C_{I}(x)/PP) = 0.1 \mu F$	VO(xVCC)		0.01		
CL(χVCC) = 150 μF, C(χVPP) = 50 mA CL(χVPP) = 0.1 μF, CL(χVPP) = 0.5	 	Output fall times T	IO(xVCC) = 0	VO(xVPP)		0.01		me
$t_{pd} \text{Propagation delay‡} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	۳ ا	Output fail times+	$C_{L(XVCC)} = 150 \mu F,$ $C_{L(XVPP)} = 10 \mu F,$	VO(xVCC)		3		1113
$t_{pd} = \frac{1}{t_{pd}} \left\{ \begin{array}{lll} \text{Latch} \uparrow to \ xVPP \ (12 \ V) & \frac{t_{pd}(off)}{t_{pd}(off)} & 25 \\ t_{pd}(off) & 8.5 \\ t_{pd}(off) & 8.5 \\ t_{pd}(off) & 8.5 \\ t_{pd}(off) & 9 \\ t_{pd}(off) & 15 \\ t_{pd}(off) & 13 \\ t_{pd}(off) & 13 \\ t_{pd}(off) & 3.3 \\ t_{pd}(off) & 8 \\ t_{pd}(off) & 8 \\ t_{pd}(off) & 9 \\ t_{pd}(off) & 12 \\ t_{pd}(of$			$I_{O(x)/CC)} = 1 A,$	VO(xVPP)		8		
$t_{pd} = t_{pd}(f) = t_{pd}($				Lotoh to W/DD (42.)	tpd(on)	3		
$t_{pd} = \frac{1}{t_{pd}} \left\{ \begin{array}{lll} Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I(5V)} = 0 \ V $			Laten 1 to XVPP (12 V)	tpd(off)	25			
$t_{pd} = t_{pd} = t_{pd}(eff) = t_{pd}(eff$				L -4-h↑ 41/DD (5.10)	tpd(on)	0.6		
$t_{pd} \text{Propagation delay‡} \text{Propagation delay‡} \text{Latch$^{\uparrow}$ to xVPP (3.3 V), $V_{I(5V)} = 5$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{0.6}{9} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{9}{9} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{1.4}{t_{pd}(off)} \frac{9}{9} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{1.4}{t_{pd}(off)} \frac{9}{9} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{1.4}{t_{pd}(off)} \frac{1.4}{t_{pd}(off)} \frac{1.4}{t_{pd}(off)} \frac{1.4}{t_{pd}(off)} \frac{1.5}{t_{pd}(off)} \frac{1.5}{t_{pd}(off)} $				LatchT to xVPP (5 V)		8.5		
$t_{pd} = t_{pd} = t$			$C_{L(XVPP)} = 0.1 \mu F,$ $I_{O(XVCC)} = 0\$,$	Latch↑ to xVPP (3.3 V), V _{I(5V)} = 5 V		0.6		
$t_{pd} = Propagation \ delay^{\ddagger} = \begin{cases} C_{L(XVPP)} = 0.1 \ \mu F, \\ I_{O(XVCC)} = 0 \ S, \\ I_{O(XVPP)} = 0.9 \ K \end{cases}$ $t_{pd} = Propagation \ delay^{\ddagger} = \begin{cases} C_{L(XVPP)} = 0.1 \ \mu F, \\ I_{O(XVPP)} = 0 \ S, \\ I_{O(XVPP)} = 0 \ I_{O$						9		
				Latch↑ to xVPP (3.3 V), V _{I(5V)} = 0 V		1.4		
$t_{pd} \text{Propagation delay‡} \text{Propagation delay‡} \text{Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 5 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{0.3}{15} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 5 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{0.2}{15} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{0.4}{15} \\ \\ Latch\uparrow to xVPP (12 V)$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{4.5}{13} \\ \\ Latch\uparrow to xVPP (5 V)$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{3.3}{15} \\ \\ Latch\uparrow to xVPP (3.3 V), V$_{I(5V)} = 5 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{3}{9} \\ \\ Latch\uparrow to xVPP (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{3}{12} \\ \\ Latch\uparrow to xVCC (5 V)$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 5 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(on)} \frac{1}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(on)} \frac{1}{12} \\ \\ Latch\uparrow to xVCC (3.3 V), V$_{I(5V)} = 0 V$} \frac{t_{pd}(on)}{t_{pd}(on)} \frac{t_{pd}(on)}{t_{pd}(on)} \frac{t_{pd}(on)}{t_{pd}(on)} \frac{t_{pd}(on)}{t$	l					9		
$t_{pd} \text{Propagation delay‡} \\ Latch \uparrow to xVCC (3.3 V), V_{I(5V)} = 5 V \\ Latch \uparrow to xVCC (3.3 V), V_{I(5V)} = 5 V \\ Latch \uparrow to xVCC (3.3 V), V_{I(5V)} = 0 V \\ t_{pd}(on) \\ t_{pd$	l			Latch↑ to xVCC (5 V)		0.3		
$t_{pd} \text{Propagation delay‡} \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 5$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{0.2}{15} \\ \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{0.4}{15} \\ \text{Eatch\uparrow to xVPP (12 V)} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{4.5}{13} \\ \text{Eatch\uparrow to xVPP (5 V)} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{3.3}{15} \\ \text{Eatch\uparrow to xVPP (3.3 V), $V_{I(5V)} = 5$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{3}{9} \\ \text{Eatch\uparrow to xVPP (3.3 V), $V_{I(5V)} = 0$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{3}{9} \\ \text{Eatch\uparrow to xVCC (5 V)} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 5$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{12} \\ \text{Eatch\uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V$} \frac{t_{pd}(on)}{t_{pd}(off)} \frac{12}{t_{pd}(off)} 12$						15		
$t_{pd} \text{Propagation delay$^{\ddag}$} \begin{array}{ c c c c c } \hline Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ \hline \\ Latch \uparrow to xVCP (12 \ V) \\ \hline \\ Latch \uparrow to xVPP (12 \ V) \\ \hline \\ Latch \uparrow to xVPP (5 \ V) \\ \hline \\ Latch \uparrow to xVPP (5 \ V) \\ \hline \\ Latch \uparrow to xVPP (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ \hline \\ Latch \uparrow to xVPP (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVPP (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ Latch \uparrow to xVCC (5 \ V) \\ \hline \\ Latch \uparrow to xVCC (5 \ V) \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ \hline \\ \hline \\ Latch \uparrow to xVCC (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\$	l			Latch↑ to xVCC (3.3 V), V _{I(5V)} = 5 V		0.2		
$t_{pd} \text{Propagation delay‡} \begin{array}{ c c c c } \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ t_{pd}(on) & 0.4 \\ \hline \\ t_{pd}(off) & 15 \\ \hline \\ t_{pd}(on) & 4.5 \\ \hline \\ t_{pd}(on) & 4.5 \\ \hline \\ t_{pd}(on) & 3.3 \\ \hline \\ t_{pd}(off) & 8 \\ \hline \\ Latch \uparrow \text{ to xVPP } (5 \text{ V}) & \frac{t_{pd}(on)}{t_{pd}(off)} & 3 \\ \hline \\ Latch \uparrow \text{ to xVPP } (3.3 \text{ V}), V_{I(5V)} = 5 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVPP } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVPP } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (5 \text{ V}) & \frac{t_{pd}(on)}{t_{pd}(off)} & 12 \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 5 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 5 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V} \\ \hline \\ Latch \uparrow \text{ to xVCC } ($	ĺ					15		
$t_{pd} \text{Propagation delay‡} \begin{array}{ c c c c } \hline \\ t_{pd}(\text{off}) & 15 \\ \hline \\ Latch \uparrow to \ xVPP \ (12 \ V) & t_{pd}(\text{off}) & 13 \\ \hline \\ Latch \uparrow to \ xVPP \ (12 \ V) & t_{pd}(\text{off}) & 13 \\ \hline \\ Latch \uparrow to \ xVPP \ (5 \ V) & t_{pd}(\text{off}) & 8 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 9 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 9 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 0 \ V & t_{pd}(\text{off}) & 9 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}(\text{off}) & 12 \\ \hline \\ Latch \uparrow to \ xVPP \ (3.3 \ V), \ V_{I}(5V) = 5 \ V & t_{pd}$				•		0.4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		+		Latch' to xVCC (3.3 V), $V_{I(5V)} = 0 \text{ V}$		15		
$\begin{array}{c} \text{Latch}^{\uparrow} \text{ to xVPP (12 V)} & \text{tpd(off)} & 13 \\ \text{Latch}^{\uparrow} \text{ to xVPP (5 V)} & \frac{\text{tpd(on)}}{\text{tpd(off)}} & 3.3 \\ \text{tpd(off)} & 8 \\ \text{Latch}^{\uparrow} \text{ to xVPP (3.3 V), V}_{I(5V)} = 5 \text{ V} \\ \text{Latch}^{\uparrow} \text{ to xVPP (3.3 V), V}_{I(5V)} = 5 \text{ V} \\ \text{Latch}^{\uparrow} \text{ to xVPP (3.3 V), V}_{I(5V)} = 0 \text{ V} \\ \text{Latch}^{\uparrow} \text{ to xVPP (3.3 V), V}_{I(5V)} = 0 \text{ V} \\ \text{Latch}^{\uparrow} \text{ to xVCC (5 V)} & \frac{\text{tpd(on)}}{\text{tpd(off)}} & 9 \\ \text{Latch}^{\uparrow} \text{ to xVCC (5 V)} & \frac{\text{tpd(on)}}{\text{tpd(off)}} & 12 \\ \text{Latch}^{\uparrow} \text{ to xVCC (3.3 V), V}_{I(5V)} = 5 \text{ V} \\ \text{Latch}^{\uparrow} \text{ to xVCC (3.3 V), V}_{I(5V)} = 0 \text{ V} \\ \text{Latch}^{\uparrow} \text{ to xVCC (3.3 V), V}_{I(5V)} = 0 \text{ V} \\ \end{array}$	^t pd	Propagation delay+				4.5		ms
$C_{L(xVCC)} = 150 \ \mu\text{F}, \\ C_{L(xVPP)} = 10 \ \mu\text{F}, \\ I_{O(xVCC)} = 1 \ A, \\ I_{O(xVPP)} = 50 \ \text{mA} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	l			Latch'l' to xVPP (12 V)		13		
$\begin{array}{c} C_{L(xVCC)} = 150 \ \mu\text{F}, \\ C_{L(xVPP)} = 10 \ \mu\text{F}, \\ I_{O(xVCC)} = 1 \ A, \\ I_{O(xVPP)} = 50 \ \text{mA} \end{array} \\ \begin{array}{c} Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (5 \ V) \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ V), \ V_{I(5V)} = 5 \ V \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ V), \ V_{I(5V)} = 0 \ V \\ \hline \end{array}$	l					3.3		
$\begin{array}{c} C_{L(xVCC)} = 150 \ \mu\text{F}, \\ C_{L(xVPP)} = 10 \ \mu\text{F}, \\ I_{O(xVCC)} = 1 \ A, \\ I_{O(xVPP)} = 50 \ \text{mA} \end{array} \\ \begin{array}{c} Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (5 \ \text{V}) \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \end{array}$	ĺ			LatchT to xVPP (5 V)		8		
$\begin{array}{c} C_{L(xVCC)} = 150 \ \mu\text{F}, \\ C_{L(xVPP)} = 10 \ \mu\text{F}, \\ I_{O(xVCC)} = 1 \ \text{A}, \\ I_{O(xVPP)} = 50 \ \text{mA} \end{array} \\ \begin{array}{c} Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (5 \ \text{V}) \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \end{array}$	1					3		
$\begin{array}{c} CL(xVCC) = 130 \ \mu\text{F}, \\ I_{O(xVCC)} = 1 \ A, \\ I_{O(xVPP)} = 50 \ \text{mA} \end{array} \\ \begin{array}{c} Latch \uparrow \ \text{to} \ xVPP \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (5 \ \text{V}) \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 5 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \\ Latch \uparrow \ \text{to} \ xVCC \ (3.3 \ \text{V}), \ V_{I(5V)} = 0 \ \text{V} \\ \hline \end{array}$	1		450 5	Latch 1 to xVPP (3.3 V), $V_{I(5V)} = 5 \text{ V}$		9		
$I_{O(xVCC)} = 1 \text{ A,} I_{O(xVPP)} = 50 \text{ mA}$ $Latch \uparrow to xVCC (5 \text{ V})$ $Latch \uparrow to xVCC (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V}$ $t_{pd(off)}$			$C_{L(xVCC)} = 150 \mu\text{F},$ $C_{L(xVDD)} = 10 \mu\text{F}$			3		
$IO(xVPP) = 50 \text{ mA}$ $Latch \uparrow to xVCC (5 \text{ V})$ $\frac{tpd(on)}{tpd(off)}$ 12 $Latch \uparrow to xVCC (3.3 \text{ V}), V_{I(5V)} = 5 \text{ V}$ $\frac{tpd(on)}{tpd(off)}$ 12 $Latch \uparrow to xVCC (3.3 \text{ V}), V_{I(5V)} = 0 \text{ V}$ $\frac{tpd(on)}{tpd(off)}$ 12	1		$I_{O(x)/CC)} = 1 A,$	Latch \uparrow to xVPP (3.3 V), $V_{I(5V)} = 0 \text{ V}$		9		
Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 5$ V Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V $t_{pd(on)} \qquad 0.6$ $t_{pd(off)} \qquad 12$ $t_{pd(on)} \qquad 1$	1		IO(xVPP) = 50 mA			1		
Latch to xVCC (3.3 V), $V_{I(5V)} = 5 V$ $\frac{t_{pd(on)}}{t_{pd(off)}}$ Latch to xVCC (3.3 V), $V_{I(5V)} = 0 V$ $\frac{t_{pd(on)}}{t_{pd(on)}}$ 1				Latch↑ to xVCC (5 V)		12		
Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 5$ V $t_{pd(off)}$ 12 Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 0$ V $t_{pd(on)}$ 1					T			
Latch to xVCC (3.3 V), $V_{1(5V)} = 0 \text{ V}$ $t_{pd(on)}$ 1				LatchT to xVCC (3.3 V), $V_{I(5V)} = 5 \text{ V}$		12		
LalCI La						1		
				Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 0 \text{ V}$	tpd(off)	12		

[†] Refer to Parameter Measurement Information

[‡] Specified by design: not tested in production.
§ No card inserted, assumes 0.1-μF recommended output capacitor (see Figure 32).



PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuits and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.

Figure 2. Serial-Interface Timing for Independent xVPP Switching When MODE = 5 V or 3.3 V



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D8, see the control logic table.

Figure 3. Serial-Interface Timing When MODE = 0 V or Floating

Table of Timing Diagrams†

	FIGURE
Short-circuit current response, short applied to powered-on 5-V xVCC switch output	4
Short-circuit current response, short applied to powered-on 12-V xVPP switch output	5
OC response with ramped load on 5-V xVCC switch output	6
OC response with ramped load on 12-V xVPP switch output	7

† Timing tests are conducted at free-air temperature, $V_{I(5V)} = 5 \text{ V}$, $V_{I(3.3V)} = 3.3 \text{ V}$, $V_{I(12V)} = 12 \text{ V}$, $C_L = 0.1 \mu F$ on each output, \overline{STBY} floating.



PARAMETER MEASUREMENT INFORMATION




Figure 4. Short-Circuit Response, Short Applied to Powered-on 5-V xVCC-Switch Output




Figure 6. OC Response With Ramped Load on 5-V xVCC-Switch Output




Figure 5. Short-Circuit Response, Short Applied to Powered-on 12-V xVPP-Switch Output




Figure 7. OC Response With Ramped Load on 12-V xVPP-Switch Output

TPS2214A, TPS2216A DUAL-SLOT PC CARD POWER SWITCHES FOR SERIAL PCMCIA CONTROLLERS SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
tpd(on)	Turnon propagation delay time, 3.3-V xVCC switch	vs Load capacitance	8
tpd(off)	Turnoff propagation delay time, 3.3-V xVCC switch	vs Load capacitance	9
tpd(on)	Turnon propagation delay time, 5-V xVCC switch	vs Load capacitance	10
tpd(off)	Turnoff propagation delay time, 5-V xVCC switch	vs Load capacitance	11
tpd(on)	Turnon propagation delay time, 12-V xVPP switch	vs Load capacitance	12
tpd(off)	Turnoff propagation delay time dc, 12-V xVPP switch	vs Load capacitance	13
t _r	Rise time, 3.3-V xVCC switch	vs Load capacitance	14
tf	Fall time, 3.3-V xVCC switch	vs Load capacitance	15
t _r	Rise time, 5-V xVCC switch	vs Load capacitance	16
tf	Fall time, 5-V xVCC switch	vs Load capacitance	17
t _r	Rise time, 12-V xVPP switch	vs Load capacitance	18
t _f	Fall time, 12-V xVPP switch	vs Load capacitance	19
	Input current at V _{I(xVCC)} = V _{I(xVPP)} =3.3 V	vs Junction temperature	20
lį	Input current at $V_{I(XVCC)} = V_{I(XVPP)} = 5 \text{ V}$	vs Junction temperature	21
	Input current at V _{I(xVCC)} = 5 V, V _{I(xVPP)} =12 V	vs Junction temperature	22
	Static drain-source on-state resistance, 3.3-V xVCC switch	vs Junction temperature	23
rDS(on)	Static drain-source on-state resistance, 5-V xVCC switch	vs Junction temperature	24
	Static drain-source on-state resistance, 12-V xVPP switch	vs Junction temperature	25
V	DC input-to-output voltage (drop), 3.3-V xVCC switch	vs Load current	26
VIO(xVCC)	DC input-to-output voltage (drop), 5-V xVCC switch	vs Load current	27
V _{IO(xVPP)}	DC input-to-output voltage (drop), 12-V xVPP switch	vs Load current	28
	Short-circuit current limit, 3.3-V xVCC switch	vs Junction temperature	29
los	Short-circuit current limit, 5-V xVCC switch	vs Junction temperature	30
	Short-circuit current limit, 12-V xVPP switch	vs Junction temperature	31

NOTE: Electrical characteristics tests are conducted at $V_{I(5V)} = 5 \text{ V}$, $V_{I(3.3V)} = 3.3 \text{ V}$, $V_{I(12V)} = 12 \text{ V}$, $C_L = 0.1 \mu\text{F}$ on each output, STBY floating (unless otherwise noted on Figures).




TYPICAL CHARACTERISTICS











TURNOFF PROPAGATION DELAY TIME, 5-V xVCC SWITCH






TYPICAL CHARACTERISTICS


TURNON PROPAGATION DELAY TIME, 12-V xVPP SWITCH



TURNOFF PROPAGATION DELAY TIME dc 12-V xVPP SWITCH



RISE TIME, 3.3-V xVCC SWITCH



FALL TIME, 3.3-V xVCC SWITCH






Figure 15

TYPICAL CHARACTERISTICS



RISE TIME, 12-V xVPP SWITCH



FALL TIME, 5-V xVCC SWITCH




Figure 17

FALL TIME, 12-V xVPP SWITCH





Figure 19



TYPICAL CHARACTERISTICS








Figure 21










Figure 23

TYPICAL CHARACTERISTICS


STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 5-V xVCC SWITCH




STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 12-V xVPP SWITCH



DC INPUT-TO-OUTPUT VOLTAGE (DROP), 3.3-V xVCC SWITCH





DC INPUT-TO-OUTPUT VOLTAGE (DROP), 5-V xVCC SWITCH






TYPICAL CHARACTERISTICS







SHORT-CIRCUIT CURRENT LIMIT, 3.3-V xVCC SWITCH



SHORT-CIRCUIT CURRENT LIMIT, 5-V xVCC SWITCH



SHORT-CIRCUIT CURRENT LIMIT, 12-V xVPP SWITCH





SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

APPLICATION INFORMATION

overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, Global Positioning Satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association), comprising members from leading computer, software, PC Card, and semiconductor manufacturers, was established. One key goal was to realize the plug-and-play concept. Cards and hosts from different vendors should be compatible or able to communicate with one another transparently.

PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V_{CC} , two V_{pp} , and four ground terminals. Multiple V_{CC} and ground terminals minimize connector terminal and line resistance. The two V_{pp} terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V_{CC} terminals; flash-memory programming and erase voltage is supplied through the V_{DD} terminals.

designing for voltage regulation

The current PCMCIA specification for output voltage regulation, $V_{O(reg)}$, of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation, $V_{PS(reg)}$, of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses, V_{PCB} , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop, V_{DS} , for the TPS2214A or TPS2216A would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; so, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the TPS2214A or TPS2216A. Therefore, the maximum output current, I_O max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_{O}$$
max = $\frac{V_{DS}}{r_{DS(on)}}$

The xVCC outputs can deliver 1 A continuously at 5 V and 3.3 V within regulation over the operating temperature range. The xVPP outputs of the IC can deliver 200 mA continuously.



SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

APPLICATION INFORMATION

designing for voltage regulation (continued)

overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even systems robust enough to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. However, the reliability of fused systems is poor, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2214A and TPS2216A take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 250 mA to 500 mA, typically around 375 mA.

Second, when an overcurrent condition is detected, these devices assert an active low \overline{OC} signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates. This shuts down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis.

12-V supply not required

Many PC Card switches use the externally supplied 12 V to power gate drive and other chip functions; this requires that power be present at all times. The TPS2214A and TPS2216A offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 5-V or 3.3-V power supplies. Therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Additional power savings are realized by the IC during shutdown mode, in which quiescent current drops to a maximum of 1 μ A.

3.3-V low-voltage mode

The TPS2214A and TPS2216A will operate in 3.3-V low-voltage mode when 3.3 V is the only available input voltage ($V_{I(5V)} = 0$, $V_{I(12V)} = 0$). This feature allows host and PC Cards to be operated in low-power 3.3-V-only modes such as sleep modes. Note that in this operation mode, the IC will derive its bias current from the 3.3-V input pin and can only provide 3.3 V to the outputs.

voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2214A and TPS2216A meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that V_{CC} be discharged within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The TPS2214A and TPS2216A include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.



SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

APPLICATION INFORMATION

designing for voltage regulation (continued)

shutdown mode

In the shutdown mode, which can be controlled by bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is limited to 1 μ A or less to conserve battery power.

standby mode

The TPS2214A and TPS2216A can be put in standby mode by pulling \overline{STBY} low to conserve power during low-power operation. In this mode, all of the power outputs (xVCC and xVPP) will have a nominal current limit of 50 mA. \overline{STBY} has an internal 150-k Ω pullup resistor. The output-switch status of the device must be set, allowing the output capacitors to charge, prior to enabling the standby mode. Changing the setting of the output switches with the device in standby mode may cause an overcurrent response to be generated.

mode

The mode pin programs the switches in either TPS2214A/TPS2216A or TPS2206 mode. An internal 150-k Ω pulldown resistor is connected to the pin. Floating or pulling the mode pin low sets the switches in TPS2206 mode; pulling the mode pin high sets the switches in TPS2214A/TPS2216A mode. In TPS2206 mode, xVPP outputs are dependent on xVCC outputs. In TPS2214A/TPS2216A mode, xVPP is programmed independent of xVCC. Refer to TPS2214A/TPS2216A control-logic tables for more information.

power-supply considerations

The TPS2216A have multiple pins for each of its 3.3-V and 5-V power inputs and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and less power. It is recommended that all input and output power pins be paralleled for optimum operation. Because the two 12-V pins are not internally connected, they must be tied together externally.

To increase the noise immunity of the TPS2214A and TPS2216A, the power-supply inputs should be bypassed with a $1-\mu F$ electrolytic or tantalum capacitor paralleled by a $0.047-\mu F$ to $0.1-\mu F$ ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a $0.1-\mu F$ (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the IC and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken, or allowed to fall, below -0.3 V.

RESET and RESET inputs

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active-high RESET or active low RESET input will close internal switches S1, S4, S7, and S11 with all other switches left open. The TPS2214A and TPS2216A remain in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data can not be latched during reset mode. RESET and RESET are provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The RESET pin has an internal 150-k Ω pulldown resistor and the RESET pin has an internal 150-k Ω pullup resistor. The device will be reset automatically when powered up.



APPLICATION INFORMATION

calculating junction temperature

The switch resistance, $r_{DS(on)}$, is dependent on the junction temperature, T_J , of the die. The junction temperature is dependent on both $r_{DS(on)}$ and the current through the switch. To calculate T_J , first find $r_{DS(on)}$ from Figures 23 through 25, using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$\mathsf{T}_{\mathsf{J}} = \left(\sum \mathsf{P}_{\mathsf{D}} \times \mathsf{R}_{\mathsf{\theta} \mathsf{J} \mathsf{A}} \right) + \mathsf{T}_{\mathsf{A}}$$

Where:

 $R_{\theta,JA}$ is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

logic inputs and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figures 2 and 3). The 11-bit (D0–D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.

The TPS2216 serial interfaces are compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

An overcurrent output (\overline{OC}) is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.



TPS2214A, TPS2216A DUAL-SLOT PC CARD POWER SWITCHES FOR SERIAL PCMCIA CONTROLLERS SLVS267B – DECEMBER 1999 – REVISED AUGUST 2000

APPLICATION INFORMATION

TPS2214A/TPS2216A control logic

TPS2214A/TPS2216A mode (MODE pulled high)

xVPP

	AVPP CONTROL SIGNALS		OUTPUT	BVPP CONTROL SIGNALS				OUTPUT	
D8 (SHDN)	D0	D1	D9	V_AVPP	D8 (SHDN)	D4	D5	D10	V_BVPP
1	0	0	Х	0 V	1	0	0	Х	0 V
1	0	1	0	3.3 V	1	0	1	0	3.3 V
1	0	1	1	5 V	1	0	1	1	5 V
1	1	0	Х	12 V	1	1	0	Х	12 V
1	1	1	Х	Hi-Z	1	1	1	Х	Hi-Z
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z

xVCC

	AVCC CONTROL SIGNALS		OUTPUT	BVCC CONTROL SIGNALS			ОИТРИТ
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	Х	Hi-Z	0	X	X	Hi-Z

TPS2206 mode (MODE floating or pulled low)

xVPP

	AVPP CONTROL SIGNALS		OUTPUT	BVPP CONTROL SIGNALS			ОИТРИТ
D8 (SHDN)	D0	D1	V_AVPP	D8 (SHDN)	D4	D5	V_BVPP
1	0	0	0 V	1	0	0	0 V
1	0	1	V_AVCC	1	0	1	V_BVCC
1	1	0	12 V	1	1	0	12 V
1	1	1	Hi-Z	1	1	1	Hi-Z
0	X	Х	Hi-Z	0	X	X	Hi-Z

xVCC


	AVCC CONTROL SIGNALS		OUTPUT	BVCC CONTROL SIGNALS			OUTPUT
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	X	Hi-Z	0	X	Х	Hi-Z



APPLICATION INFORMATION

ESD protections (see Figure 32)

All TPS2214A and TPS2216A inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with $0.1-\mu F$ capacitors protects the devices from discharges up to 10 kV.



[†] Maximum recommended output capacitance for xVCC is 220 μ F and for xVPP is 10 μ F without \overline{OC} glitch when switches are powered on.

Figure 32. Detailed Interconnections and Capacitor Recommendations




APPLICATION INFORMATION

12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 33, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in 2 of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3 μ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the $0.7-\Omega$ MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 33. TPS2216A with TPS6734 12-V, 120-mA Supply




MECHANICAL DATA

DAP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

38-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




SLVS267B - DECEMBER 1999 - REVISED AUGUST 2000

MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

28 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated