


TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

- Dual Supervisory Circuits With Power-Fail for DSP and Processor-Based Systems
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Watchdog Timer With 0.8 Second Time-Out
- Power-On Reset Generator With Integrated 100 ms Delay Time
- Open-Drain Reset and Power-Fail Output
- Supply Current of 15 μ A (TYP.)
- Supply Voltage Range . . . 2.7 V to 6 V
- Defined $\overline{\text{RESET}}$ Output From $V_{DD} \geq 1.1$ V
- MSOP-8 and SO-8 Packages
- Temperature Range . . . – 40°C to 85°C
- Applications Include
 - Multivoltage DSPs and Processors
 - Portable Battery-Powered Equipment
 - Embedded Control Systems
 - Intelligent Instruments
 - Automotive Systems

D OR DGK PACKAGE
(TOP VIEW)




description

The TPS3306 family is a series of supervisory circuits designed for circuit initialization which require two supply voltages, primarily in DSP and processor-based systems.

The product spectrum of the TPS3306-xx is designed for monitoring two independent supply voltages of 3.3 V/1.5 V, 3.3 V/1.8 V, 3.3 V/2 V, 3.3 V/2.5 V, or 3.3 V/5 V.

TYPICAL OPERATING CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

description (continued)

The various supervisory circuits are designed to monitor the nominal supply voltage, as shown in the following supply voltage monitoring table.

SUPPLY VOLTAGE MONITORING

DEVICE	NOMINAL SUPERVISED VOLTAGE		THRESHOLD VOLTAGE (TYP)	
	SENSE1	SENSE2	SENSE1	SENSE2
TPS3306-15	3.3 V	1.5 V	2.93 V	1.4 V
TPS3306-18	3.3 V	1.8 V	2.93 V	1.68 V
TPS3306-20	3.3 V	2 V	2.93 V	1.85 V
TPS3306-25	3.3 V	2.5 V	2.93 V	2.25 V
TPS3306-33	5 V	3.3 V	4.55 V	2.93 V

During power-on, $\overline{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supervisory circuits monitor the SENSEn inputs and keep $\overline{\text{RESET}}$ active as long as SENSEn remains below the threshold voltage V_{IT} .

An internal timer delays the return of the $\overline{\text{RESET}}$ output to the inactive state (high) to ensure proper system reset. The delay time, $t_{d(\text{typ})} = 100 \text{ ms}$, starts after SENSE1 and SENSE2 inputs have risen above the threshold voltage V_{IT} . When the voltage at SENSE1 or SENSE2 input drops below the threshold voltage V_{IT} , the output becomes active (low) again.

The integrated power-fail (PFI) comparator with separate open-drain ($\overline{\text{PFO}}$) output can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

The TPS3306-xx devices integrate a watchdog timer that is periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, $t_{t(\text{out})} = 0.50 \text{ s}$, $\overline{\text{RESET}}$ becomes active for the time period t_d . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3306-xx devices are available in either 8-pin MSOP or standard 8-pin SO packages.

The TPS3306-xx family is characterized for operation over a temperature range of -40°C to 85°C .

AVAILABLE OPTIONS

T_A	PACKAGED DEVICES		MARKING DGK PACKAGE
	SMALL OUTLINE (D)	μ -SMALL OUTLINE (DGK)	
-40°C to 85°C	TPS3305-15D	TPS3306-15DGK	TIAIC
	TPS3305-18D	TPS3306-18DGK	TIAID
	TPS3305-20D	TPS3306-20DGK	TIAIE
	TPS3305-25D	TPS3306-25DGK	TIAIF
	TPS3305-33D	TPS3306-33DGK	TIAIG

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33
DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

description (continued)


FUNCTION/TRUTH TABLES

SENSE1>V _{IT1}	SENSE2>V _{IT2}	$\overline{\text{RESET}}$
0	0	L
0	1	L
1	0	L
1	1	H

FUNCTION/TRUTH TABLES

PFI>V _{IT}	$\overline{\text{PFO}}$	TYPICAL DELAY
0→1	L→H	0.5 μs
1→0	H→L	0.5 μs


functional block diagram



TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

timing diagram



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
GND	4	I	Ground
PFI	3	I	Power-fail comparator input
PFO	6	O	Power-fail comparator output, open-drain
RESET	5	O	Active-low reset output, open-drain
SENSE1	1	I	Sense voltage input 1
SENSE2	2	I	Sense voltage input 2
WDI	7	I	Watchdog timer input
VDD	8	I	Supply voltage

detailed description

watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP has to typically toggle the watchdog input within 0.8 s to avoid a time out occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected or tied with a high impedance driver, the watchdog is disabled and will be retriggered internally.

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

detailed description (continued)

saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the time-out period, a current of $5\text{ V}/40\text{ k}\Omega \approx 125\text{ }\mu\text{A}$ can flow into WDI.





Figure 1. Watchdog Timing

power-fail comparator (PFI & PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) will be compared with an internal voltage reference of 1.25 V. If the input voltage falls below the power-fail threshold (V_{PFI}) of typ. 1.25 V, the power-fail output ($\overline{\text{PFO}}$) goes low. If it goes above 1.25 V plus about 10 mV hysteresis, the output returns to high. By connecting 2 external resistors, it is possible to supervise any voltages above 1.25 V. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave $\overline{\text{PFO}}$ unconnected.

$$V_{PFI,trip} = 1.25\text{ V} \times \frac{R_1 + R_2}{R_2}$$



TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{DD} (see Note1)	7 V
All other pins (see Note 1)	– 0.3 V to 7 V
Maximum low output current, I_{OL}	5 mA
Maximum high output current, I_{OH}	– 5 mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	± 20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	–40°C to 85°C
Storage temperature range, T_{stg}	–65°C to 150°C
Soldering temperature	260°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than $t = 1000$ h continuously.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DGK	424 mW	3.4 mW/°C	271 mW	220 mW
D	725 mW	5.8 mW/°C	464 mW	377 mW

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V_{DD}	2.7	6	V
Input voltage at WDI and PFI, V_I	0	$V_{DD}+0.3$	V
Input voltage at SENSE1 and SENSE2, V_I	0	$(V_{DD}+0.3)V_{IT}/1.25$ V	V
High-level input voltage at WDI, V_{IH}	$0.7 \times V_{DD}$		V
Low-level input voltage at WDI, V_{IL}		$0.3 \times V_{DD}$	V
Operating free-air temperature range, T_A	–40	85	°C

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OL}	Low-level output voltage	$\overline{\text{RESET}}$, PFO	V _{DD} = 2.7 V to 6 V, I _{OL} = 20 μA		0.2			V
			V _{DD} = 3.3 V, I _{OL} = 2 mA		0.4			
			V _{DD} = 6 V, I _{OL} = 3 mA		0.4			
Power-up reset voltage (see Note 2)			V _{DD} ≥ 1.1 V, I _{OL} = 20 μA		0.4			V
V _{IT}	Negative-going input threshold voltage (see Note 3)	VSENSE1, VSENSE2	V _{DD} = 2.7 V to 6 V, T _A = 0°C to 85°C		1.37	1.40	1.43	V
					1.64	1.68	1.72	
					1.81	1.85	1.89	
					2.20	2.25	2.30	
					2.86	2.93	3	
					4.46	4.55	4.64	
		PFI	V _{DD} = 2.7 V to 6 V, T _A = −40°C to 85°C		1.22	1.25	1.28	V
					1.37	1.40	1.44	
					1.64	1.68	1.73	
					1.81	1.85	1.90	
					2.20	2.25	2.32	
					2.86	2.93	3.02	
PFI			4.46	4.55	4.67			
			1.22	1.25	1.29			
V _{hys}	Hysteresis	PFI	V _{IT} = 1.25 V		10			mV
		VSENSEn	V _{IT} = 1.40 V		15			
			V _{IT} = 1.68 V		15			
			V _{IT} = 1.86 V		20			
			V _{IT} = 2.25 V		20			
			V _{IT} = 2.93 V		30			
			V _{IT} = 4.55 V		40			
I _{H(AV)}	Average high-level input current	WDI	WDI = V _{DD} = 6 V Time average (dc = 88%)		100	150	μA	
I _{L(AV)}	Average low-level input current		WDI = 0 V, V _{DD} = 6 V, Time average (dc = 12%)		−15	−20		
I _H	High-level input current	WDI	WDI = V _{DD} = 6 V,		120	170	μA	
		SENSE1	VSENSE1 = V _{DD} = 6 V		5	8		
		SENSE2	VSENSE2 = V _{DD} = 6 V		6	9		
I _L	Low-level input current	WDI	WDI = 0 V, V _{DD} , = 6 V		−120	−170	μA	
I _I	Input current	PFI	V _{DD} = 6 V, 0 V ≤ V _I ≤ V _{DD}		−25	25	nA	
I _{DD}	Supply current				15	40	μA	
C _i	Input capacitance		V _I = 0 V to V _{DD}		10		pF	

NOTES: 2. The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. t_r, V_{DD} \geq 15 μ s/V.
3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μ F) should be placed close to the supply terminals.

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33
DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

timing requirements at $V_{DD} = 2.7\text{ V to }6\text{ V}$, $R_L = 1\text{ M}\Omega$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_w Pulse width	SENSEn	$V_{SENSEnL} = V_{IT} - 0.2\text{ V}$, $V_{SENSEnH} = V_{IT} + 0.2\text{ V}$	6			μs
	WDI	$V_{IH} = 0.7 \times V_{DD}$, $V_{IL} = 0.3 \times V_{DD}$	100			ns

switching characteristics at $V_{DD} = 2.7\text{ V to }6\text{ V}$, $R_L = 1\text{ M}\Omega$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{t(out)}$ Watchdog time out		$V_I(\text{SENSEn}) \geq V_{IT} + 0.2\text{ V}$, See timing diagram	0.5	0.8	1.2	s
t_d Delay time		$V_I(\text{SENSEn}) \geq V_{IT} + 0.2\text{ V}$, See timing diagram	70	100	140	ms
t_{PHL} Propagation (delay) time, high-to-low level output	SENSEn to $\overline{\text{RESET}}$	$V_{IH} = V_{IT} + 0.2\text{ V}$, $V_{IL} = V_{IT} - 0.2\text{ V}$		1	5	μs
t_{PHL} Propagation (delay) time, high-to-low level output	PFI to $\overline{\text{PFO}}$			0.5	1	μs
t_{PLH} Propagation (delay) time, low-to-high level output						

TYPICAL CHARACTERISTICS




Figure 2




Figure 3

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

TYPICAL CHARACTERISTICS




Figure 4




Figure 5




Figure 6

TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL


SLVS290 – APRIL 2000

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012


TPS3306-15, TPS3306-18, TPS3306-20, TPS3306-25, TPS3306-33
DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER-FAIL

SLVS290 – APRIL 2000

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. Falls within JEDEC MO-187

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.