查询TM4100EAD9供应商

2多邦,专业PCB打样工厂,24小时加急出**政**4100EAD9 4194304 BY 9-BIT DYNAMIC RAM MODULE SMMS419C – NOVEMBER 1991 – REVISED JUNE 1995

- Organization ... 4194304 \times 9
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Nine 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period 16 ms (1024 Cycles)
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	(t _{RAC})	(tCAC)	(t _{AA})	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4100EAD9-60	60 ns	15 ns	30 ns	110 ns
'4100EAD9-70	70 ns	18 ns	35 ns	130 ns
'4100EAD9-80	80 ns	20 ns	40 ns	150 ns


- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C

description


The TM4100EAD9 is a dynamic random-access memory module organized as 4194304×9 [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin leadless single in-line memory module (SIMM).

This module is composed of nine TMS44100DJ, 4194304×1 -bit dynamic RAMs (DRAMs) each in a 20/26-lead plastic small-outline J-lead package (SOJ) mounted on a substrate with decoupling capacitors.

The TM4100EAD9 is characterized for operation from 0°C to 70°C and is available in the AD single-sided, leadless module for use with sockets.




PIN NOMENCLATURE								
A0-A10	Address Inputs							
CAS, CAS9	Column-Address Strobe							
DQ1-DQ8	Data In/Data Out							
D9	Data In							
NC	No Internal Connection							
Q9	Data Out							
RAS	Row-Address Strobe							
VCC	5-V Supply							
VSS	Ground							
W	Write Enable							





TM4100EAD9 4194304 BY 9-BIT DYNAMIC RAM MODULE SMMS419C – NOVEMBER 1991 – REVISED JUNE 1995

functional block diagram





operation

The TM4100EAD9 operates as nine TMS44100DJs connected as shown in the functional block diagram. Refer to the TMS44100 data sheet for details of its operation. The common I/O feature of the TM4100EAD9 dictates the use of early-write cycles to prevent contention on D and Q.

single in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic Contact area for socketable devices: Nickel plate and solder plate over copper



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	•
Voltage range on any pin (see Note 1)	\dots – 1 V to 7 V
Voltage range on V _{CC} (see Note 1)	\ldots – 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	9 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
ТĄ	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) '4100EAD9-60 '4100EAD9-70 '4100EAD9-80

	PARAMETER	TEST CONDITIONS	'4100E	AD9-60	'4100EA	D9-70	'4100EA	D9-80	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lj –	Input current (leakage)	$\label{eq:VCC} \begin{array}{ll} V_{CC} = 5.5 \ V, & V_{I} = 0 \ V \ \text{to} \ 6.5 \ V, \\ \text{All others} = 0 \ V \ \text{to} \ V_{CC} \end{array}$		±10		±10		±10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to } V_{CC},$		±10		±10		±10	μA
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		945		810		720	mA
10.00	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		18		18		18	mA
ICC2	Stanuby current	After 1 memory cycle, RAS and CAS high, V _{IH} = V _{CC} – 0.2 V (CMOS)		9		9		9	mA
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		945		810		720	mA
I _{CC4}	Average page current (see Note 4)			810		720		630	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$



capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A10		45	pF
C _{i(D)}	Input capacitance, data input (pin D9)		5	pF
C _{i(RC)}	Input capacitance, CAS and RAS		63	pF
C _{i(W)}	Input capacitance, W		63	pF
C _{O(DQ)}	Output capacitance, DQ1-Q8		12	pF
CO	Output capacitance, Q9		7	pF

NOTE 5: V_{CC} = 5 V \pm 0.5 V and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'4100EAD9-60		'4100EAD9-70		'4100EAD9-80	
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{AA}	Access time from column address		30		35		40	ns
^t CAC	Access time from CAS low		15		18		20	ns
^t CPA	Access time from column precharge		35		40		45	ns
^t RAC	Access time from RAS low		60		70		80	ns
^t CLZ	CAS to output in low-impedance	0		0		0		ns
tOFF	Output disable time after \overline{CAS} high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t_{OFF} is specified when the output is no longer driven.



TM4100EAD9 4194304 BY 9-BIT DYNAMIC RAM MODULE SMMS419C – NOVEMBER 1991 – REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4100E	AD9-60	'4100E	'4100EAD9-70		'4100EAD9-80	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
^t PC	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
^t RASP	Pulse duration, page mode RAS low (see Note 9)	60	100 000	70	100 000	80	100 000	ns
t _{RAS}	Pulse duration, nonpage mode, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000	ns
^t CAS	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000	ns
^t CP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data (see Note 11)	0		0		0		ns
^t RCS	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
tWCS	Setup time, \overline{W} low before \overline{CAS} low (early-write operation only)	0		0		0		ns
tWSR	Setup time, W high (CBR refresh only)	10		10		10		ns
twts	Setup time, \overline{W} low (test mode only)	10		10		10		ns
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t DHR	Hold time, data after RAS low (see Note 12)	50		55		60		ns
^t DH	Hold time, data (see Note 10)	10		15		15		ns
^t AR	Hold time, column address after RAS low (see Note 12)	50		55		60		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, read after CAS high (see Note 13)	0		0		0		ns
^t RRH	Hold time, read after RAS high (see Note 13)	0		0		0		ns
tWCH	Hold time, write after CAS low (early-write operation only)	15		15		15		ns
tWCR	Hold time, write after RAS low (see Note 12)	50		55		60		ns
twhr	Hold time, \overline{W} high (CBR refresh only)	10		10		10		ns
twth	Hold time, \overline{W} low (test mode only)	10		10		10		ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycle times assume $t_T = 5$ ns.

8. To assure tpc min, tASC should be \geq 5 ns.

9. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.

10. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.

11. Referenced to the later of CAS or W in write operations

12. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.




TM4100EAD9 4194304 BY 9-BIT DYNAMIC RAM MODULE SMMS419C – NOVEMBER 1991 – REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4100E	AD9-60	'4100EAD9-70		'4100EAD9-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
^t RAD	Delay time, RAS low to column address (see Note 14)	15	30	15	35	15	40	ns
^t RAL	Delay time, column address to RAS high	30		35		40		ns
^t CAL	Delay time, column address to CAS high	30		35		40		ns
^t RCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
t _{TAA}	Access time from address (test mode)	35		40		45		ns
^t TCPA	Access time from column precharge (test mode)	40		45		50		ns
^t TRAC	Access time from RAS (test mode)	65		75		85		ns
^t REF	Refresh time interval		16		16		16	ms
tT	Transition time	2	50	2	50	2	50	ns

NOTE 14: The maximum value is specified only to assure access time.

device symbolization



NOTE: The location of symbolization may vary.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated