- Organization . . . 4194304 × 8
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period
   16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	tRAC	tAA	tCAC	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'4100GAD8-60	60 ns	30 ns	15 ns	110 ns
'4100GAD8-70	70 ns	35 ns	18 ns	130 ns
'4100GAD8-80	80 ns	40 ns	20 ns	150 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C

#### description

### description


The TM4100GAD8 is a dynamic random-access memory (DRAM) module organized as 4194304 × 8 bits in a 30-pin leadless single in-line memory module (SIMM).

The SIMM is composed of eight TMS44100DJ 4194304  $\times$  1-bit DRAMs in 20/26-lead plastic small-outline J-lead packages (SOJ) mounted on a substrate with decoupling capacitors.

The TM4100GAD8 is available in the AD single-sided, leadless module for use with sockets.

The TM4100GAD8 is characterized for operation from 0°C to 70°C.

## SINGLE IN-LINE MODULE (TOP VIEW)



PIN N	PIN NOMENCLATURE						
A0-A10	Address Inputs						
CAS	Column-Address Strobe						
DQ1-DQ8	Data In/Data Out						
NC No Internal Connection							
RAS	Row-Address Strobe						
VCC	5-V Supply						
V <sub>S</sub> S	Ground						
W	Write Enable						

### operation

The TM4100GAD8 operates as eight TMS44100DJs connected as shown in the functional block diagram. Refer to the TMS44100 data sheet for details of its operation. The common I/O feature of the TM4100GAD8 dictates the use of early-write cycles to prevent contention on D and Q.


### single in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

### functional block diagram





### 

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	'4100G <i>A</i>	D8-60	'4100GAD8-70		'4100GAD8-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to $V_{CC}$		±10		±10		±10	μΑ
IO	Output current (leakage)	$V_O = 0 \text{ V to } V_{CC}$ , $V_{CC} = 5.5 \text{ V}$ , CAS high		±10		±10		±10	μΑ
I <sub>CC1</sub>	Read- or write-cycle current (see Note 3)	V <sub>CC</sub> = 5.5 V, Minimum cycle		840		720		640	mA
laga	Standby current	V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high,		16		16		16	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		8		8		8	mA
lCC3	Average refresh current (RAS only or CBR‡) (see Note 3)	VCC = 5.5 V, Minimum cycle,  RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR‡)		840		720		640	mA
I <sub>CC4</sub>	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{minimum},$ $CAS \text{ cycling}$		720		640		560	mA

<sup>‡</sup> CAS-before-RAS (CBR) refresh

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

<sup>4.</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

## TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C - MARCH 1992 - REVISED JUNE 1995

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A10		40	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		56	pF
C <sub>i(W)</sub>	Input capacitance, W		56	pF
CO	Output capacitance (pins DQ1-DQ8)		12	pF

NOTE 5:  $V_{CC}$  = 5 V  $\pm$  0.5 V and the bias on the pin under test is 0 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'4100GAD8-60		'4100GAD8-70		'4100G	UNIT	
	IANAMETER		MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>AA</sub>	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
t <sub>CPA</sub>	Access time from column precharge		35		40		45	ns
<sup>t</sup> RAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t<sub>OFF</sub> is specified when the output is no longer driven.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4100GAD8-60		'4100G <i>A</i>	D8-70	'4100GA	D8-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns
t <sub>CHR</sub>	Delay time, RAS low to CAS high (CBR refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
t <sub>RAD</sub>	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
tCAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> DHR	Hold time, data after RAS low (see Note 9)	50		55		60		ns
<sup>t</sup> DH	Hold time, data	10		15		15		ns
tAR	Hold time, column address after RAS low (see Note 9)	50		55		60		ns

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

- 8. To assure tpc min, tASC should be  $\geq$  tcp.
- 9. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
- 10. The maximum value is specified only to assure access time.




# timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'41000	'4100GAD8-60		AD8-70	'4100G	AD8-80	UINT
		MIN	MAX	MIN	MAX	MIN	MAX	UINI
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, W high after CAS high (see Note 11)	0		0		0		ns
<sup>t</sup> RRH	Hold time, W high after RAS high (see Note 11)	0		0		0		ns
tWCH	Hold time, write after CAS low	15		15		15		ns
tWCR	Hold time, W low after RAS low (see Note 9)	50		55		60		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tWTH	Hold time, W low (test mode only)	10		10		10		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
t <sub>WP</sub>	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, $\overline{W}$ high before $\overline{CAS}$ low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
tRWL	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
tWTS	Setup time, $\overline{W}$ low (test mode only)	10		10		10		ns
t <sub>TAA</sub>	Access time from address (test mode)	35		40		45		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)	40		45		50		ns
tTRAC	Access time from RAS (test mode)	65		75		85		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	ns

NOTES: 9. The minimum value is measured when  $t_{\hbox{RCD}}$  is set to  $t_{\hbox{RCD}}$  min as a reference.

### device symbolization



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed

NOTE A: The location of symbolization may vary.



<sup>11.</sup> Either  $t_{\mbox{RRH}}$  or  $t_{\mbox{RCH}}$  must be satisfied for a read cycle.

## TM4100GAD8 4194304 BY 8-BIT DRAM MODULE

SMMS508C - MARCH 1992 - REVISED JUNE 1995



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated