查询TMS55160供应商

TMS551604PTMS55161,27MS55190, TMS55171 262144 BY 16-BIT MULTIPORT VIDEO RAMS

SMVS464 - MARCH1996

- Organization: DRAM: 262144 Words × 16 Bits SAM: 256 Words × 16 Bits
- Single 5.0-V Power Supply (±10%)
- Dual-Port Accessibility Simultaneous and Asynchronous Access From the DRAM and Serial-Address-Memory (SAM) Ports
- Write-per-Bit Function for Selective Write to Each I/O of the DRAM Port
- Byte-Write Function for Selective Write to Lower Byte (DQ0-DQ7) or Upper Byte (DQ8-DQ15) of the DRAM Port
- 4-Column or 8-Column Block-Write Function for Fast Area-Fill Operations
- Enhanced Page Mode for Faster Access With Extended-Data-Output (EDO) Option for Faster System Cycle Time
- CAS-Before-RAS (CBR) and Hidden Refresh Functions
- Long Refresh Period Every 8 ms (Maximum)

performance ranges

Full-Register-Transfer Function Transfers Data from the DRAM to the Serial Register

- Split-Register-Transfer Function Transfers Data from the DRAM to One-Half of the Serial Register While the Other Half is Outputing Data to the SAM Port
- 256 Selectable Serial Register Starting
 Points
- Programmable Split-Register Stop Point
- Up to 55-MHz Uninterrupted Serial-Data Streams
- 3-State Serial Outputs for Easy Multiplexing of Video Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Designed to Work With the Texas Instruments (TI[™]) Graphics Family
- Fabricated Using TI's Enhanced Performance Implanted CMOS (EPIC™) Process

	ACCESS TIME ROW ENABLE	ACCESS TIME SERIAL DATA	DRAM PAGE CYCLE TIME	DRAM EDO CYCLE TIME	SERIAL CYCLE TIME	OPERATING CURRENT SERIAL PORT STANDBY
	^t RAC (MAX)	^t SCA (MIN)	^t PC (MIN)	tPC (MIN)	tSCC (MIN)	ICC1 (MAX)
-60 Speed	60 ns	15 ns	35 ns	30 ns	18 ns	180 mA
-70 Speed	70 ns	20 ns	40 ns	30 ns	22 ns	165 mA

	Table 1. Device Option Table										
DEVICE	POWER SUPPLY VOLTAGE	BLOCK-WRITE CAPABILITY	PAGE/EDO OPERATION								
55160	$5.0~V\pm0.5~V$	4-column	Page								
55161	$5.0~V\pm0.5~V$	4-column	EDO								
55170	$5.0~V\pm0.5~V$	8-column	Page								
55171	$5.0 \text{ V} \pm 0.5 \text{ V}$	8-column	EDO								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

and EPIC are trademarks of Texas Instruments Incorporated.



SMVS464 - MARCH1996

		DGH PACKAGE (TOP VIEW)		
VCC TRG VSS SQ0 DQ0 SQ1 DQ1 VCC SQ2 DQ2 SQ3 DQ3 SQ4 DQ3 SQ4 DQ4 SQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 DQ5 SQ4 SQ5 DQ5 SQ4 DQ5 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 DQ7 SQ6 A A A A A A A A A A A A A	$\begin{array}{c} 1 \bigcirc \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ 30 \\ 31 \\ 32 \\ \end{array}$		64 63 62 61 60 59 58 55 55 54 53 55 55 54 55 55 54 55 55 54 55 55 54 55 55	SC VSS SQ15 DQ15 SQ13 DQ13 SQ12 DQ12 VSS SQ11 DQ10 VCC SQ9 DQ30 VSS SQ11 QQ10 VCC SQ9 DQ8 VSS DSF NC / GND CASU QSF A0 A1 A2 A3

PIN NOMENCLATURE									
A0-A8 Address Inputs									
RAS	Row-Address Strobe								
CASL, CASU	Column-Address Strobe, Byte Select								
DSF	Special-Function Select								
TRG	Output Enable, Transfer Select								
WE	Write Enable, Write Mask Select								
DQ0-DQ15	DRAM Data I/O								
SC	Serial Clock								
SE	Serial Enable								
SQ0-SQ15	Serial Data Output								
QSF	Special-Function Output								
Vcc	Power Supply								
VSS	Ground								
NC/GND	No Connect/Ground								
	(Important: not connected internally to $V_{\ensuremath{SS}\xspace}$)								



SMVS464 - MARCH1996

description

The TMS551xx multiport video RAMs (VRAMs) are high-speed dual-ported memory devices. Each consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each interfaced to a serial-data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. These devices support three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from the DRAM to the SAM. Except during transfer operations, these devices can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS551xx multiport VRAMs provide several functions designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports (see Table 2). On the DRAM port, greater pixel draw rates are achieved by the block-write function. The TMS5516x devices' 4-column block-write function allows 16 bits of data (present in an on-chip color-data register) to be written to any combination of four adjacent column-address locations, up to a total of 64 bits of data per CASx cycle time. Similarly, the TMS5517x devices' 8-column block-write function allows 16 bits of data to be written to any combination of eight adjacent column-address locations, up to a total of 128 bits of data per CASx cycle time. Also on the DRAM port, the write-per-bit (or write-mask) function allows masking of any combination of the 16 DQs on any write cycle. The persistent write-per-bit function uses a mask register that, once loaded, can be used on subsequent write cycles without reloading. All TMS551xx devices offer byte control. Byte control can be applied in write cycles, read cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The TMS551x1 devices also offer enhanced-page-mode operation that results in faster access time. The TMS551x1 devices also offer extended-data-output (EDO) mode. The EDO mode is effective in both the page-mode and the standard DRAM cycles.

The TMS551xx devices offer a split-register-transfer (DRAM to SAM) function. This feature enables real-time register load implementation for continuous serial-data streams without critical timing requirements. The serial register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the DRAM. For applications not requiring real-time register load (for example, loads done during CRT-retrace periods), the full-register-transfer operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 55 MHz. A separate output, QSF, is included to indicate which half of the serial register is active. Refreshing the SAM is not required because the data register that comprises the SAM is static.

All inputs, outputs, and clock signals on the TMS551xx devices are compatible with Series 74 TTL. All address lines and data-in lines are latched on-chip to simplify system design. All data-out lines are unlatched to allow greater system flexibility.

All TMS551xx employ TI's state-of-the-art EPIC technology combining very high performance with improved reliability.


All TMS551xx are offered in a 64-pin small-outline gull-wing-leaded package (DGH suffix) for direct surface mounting.

The TMS551xx VRAMs and other TI multiport VRAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.




SMVS464 - MARCH1996

4-column functional block diagram (TMS5516x)






SMVS464 - MARCH1996






SMVS464 - MARCH1996

8-column functional block diagram (TMS5517x)





SMVS464 - MARCH1996





SMVS464 - MARCH1996

Table 2. Function Table

	RAS FALL				CASX FALL ADDRESS			DQ0-	DQ15†	
FUNCTION	CASx [‡]	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASL CASU WE	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	—
CBR refresh (no reset) and stop-point set \P	L	х	L	н	х	Stop Point [#]	х	х	х	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	Х	Х	CBR
CBR refresh (no reset) $^{\!$	L	Х	Н	Н	Х	Х	Х	Х	Х	CBRN
Full-register transfer	н	L	н	L	х	Row Addr	Tap Point	х	х	RT
Split-register transfer	н	L	н	н	х	Row Addr	Tap Point	х	х	SRT
DRAM write (nonmasked)	н	н	н	L	L	Row Addr	Col Addr	х	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (nonmasked) $^\square$	н	н	н	L	н	Row Addr	Block Addr	х	Col Mask	BW
DRAM block write (nonpersistent write-per-bit) $^{\square}$	н	н	L	L	н	Row Addr	Block Addr	Write Mask	Col Mask	BWM
DRAM block write (persistent write-per-bit) $^{\square}$	н	н	L	L	н	Row Addr	Block Addr	х	Col Mask	BWM
Load write-mask register [◊]	н	н	н	н	L	Refresh Addr	х	х	Write Mask	LMR
Load color register	н	н	н	н	н	Refresh Addr	х	х	Color Data	LCR

Legend:

Х

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

= Don't care

[†] DQ0-DQ15 are latched on either the falling edge of WE or the first falling edge of CASx, whichever occurs later.

 \ddagger Logic L is selected when either or both \overrightarrow{CASL} and \overrightarrow{CASU} are low.

§ The column address, the block address, or the tap point is latched on the first falling edge of CASx depending upon which function is executed. ¶ CBRS cycle should be performed immediately after the power-up initialization for stop-point mode.

#A0-A3, A8: don't care; A4-A7 : stop-point code

I CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

*CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

□ For 4-column block write (TMS5516x), block address is A2-A8; for 8-column block write (TMS5517x), block address is A3-A8.

O Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.



SMVS464 - MARCH1996

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, column address	Row address, tap point	
RAS	Row-address strobe	Row-address strobe	
CASL CASU	Column-address strobe, DQ output enable	Tap-address strobe	
DSF	Block-write enable Load-write-mask-register enable Load-color-register enable CBR (option reset)	Split-register-transfer enable	
TRG	DQ output enable	Transfer enable	
WE	Write enable, write-per-bit enable		
DQx	DRAM data I/O, write mask		
SC			Serial clock
SE			SQ output enable, QSF output enable
SQx			Serial-data output
QSF			Serial-register status
Vcc [†]	Power supply		
V _{SS} †	Ground		
NC/GND	Make no external connection or tie to system GND		

Table 3. Pin Description Versus Operational Mode

[†] For proper device operation, all V_{CC} pins must be connected to a 5.0-V supply and all V_{SS} pins must be tied to ground.

pin definitions

address (A0-A8)

Eighteen address bits are required to decode one of 262 144 storage cell locations. Nine row-address bits are set up on pins A0–A8 and latched onto the chip on the falling edge of \overline{RAS} . Nine column-address bits are set up on pins A0–A8 and latched onto the chip on the first falling edge of \overline{CASx} . All addresses must be stable on or before the falling edge of \overline{RAS} and the first falling edge of \overline{CASx} .

In 4-column block-write operations (TMS5516x), column-address bits A0–A1 are ignored. Column-address bits A2–A8 become the block address that selects one of the 128 blocks in the active row. In 8-column block write operations (TMS5517x), column-address bits A0–A2 are ignored. Column address bits A3–A8 become the block address that selects one of the 64 blocks in the active row.

In full-register operations, column-address bit A8 selects which half of the active row in the DRAM is transferred to the SAM. Column address bits A0–A7 select one of 256 tap points (starting positions) for the serial-data output.

In split-register-transfer operations, column address bit A8 selects the DRAM half row. Column-address bit A7 is ignored. The internal serial-address counter identifies which half of the SAM is in use. If the high half of the SAM is in use, the low half of the SAM is loaded with the low half of the DRAM half row, and vice versa. Column-address bits A0–A6 select one of 127 tap points (starting locations) for the serial output. Locations 127 and 255 are not valid tap points in split-register-transfer operations. In stop-point mode, stop-point locations are not valid tap points in split-register-transfer operations.

row-address strobe (RAS)

The falling edge of RAS latches the states of the row address, CASL, CASU, DSF, TRG, WE, and the DQs onto the chip to initiate DRAM and transfer functions. RAS also functions as a DRAM output enable.



SMVS464 - MARCH1996

column-address strobe (CASL, CASU)

The first falling edge of \overline{CASx} latches the states of the column address and DSF onto the chip to control DRAM and transfer functions. CASL and CASU provide byte control in DRAM operations. CASL controls the lower byte (DQ0–DQ7), and CASU controls the upper byte (DQ8–DQ15). Byte control can be applied in read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. CASx also functions as a DRAM output enable.

special-function select (DSF)

DSF is latched on the falling edge of \overline{RAS} and the falling edge of \overline{CASx} to determine which functions are invoked on a particular cycle (see Table 2).

output enable, transfer select (TRG)

TRG selects either DRAM or transfer operation as \overline{RAS} falls. Holding \overline{TRG} high on the falling edge of \overline{RAS} selects the DRAM operation. Dropping \overline{TRG} low on the falling edge of \overline{RAS} selects the transfer operation. \overline{TRG} also functions as DRAM output enable.

write enable, write-per-bit select (WE)

 $\overline{\text{WE}}$ selects either the write mode or the read mode in a $\overline{\text{CASx}}$ cycle. Dropping $\overline{\text{WE}}$ low selects the write mode. Holding $\overline{\text{WE}}$ high selects the read mode. Holding $\overline{\text{WE}}$ low on the falling edge of $\overline{\text{RAS}}$ selects the write-per-bit operation.

DRAM data I/O, write mask, column mask (DQ0-DQ15)

DQ0–DQ15 function as the DRAM input/output port in DRAM operations. In normal DRAM write cycles, all 16 bits of write data are latched on either the falling edge of \overline{WE} or the first falling edge of \overline{CASx} , whichever occurs later. Similarly, the DQs are latched as write mask in load-mask-register cycles, as color data in load-color-register cycles, and as column mask in block-write cycles. In non-persistent write-per-bit cycles, the DQs are latched as the write mask on the falling edge of \overline{RAS} .

Data out is in the same polarity as data in. The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fan-out of one Series 74 TTL load. The outputs are in the high-impedance (floating) state until RAS, CASx, and TRG have all been brought low in read cycles. For the TMS551x0 devices, the outputs remain valid until CASx is brought high, TRG is brought high, or WE is brought low. For the TMS551x1 devices, the outputs remain valid until both RAS and CASx are brought high, TRG is brought high, or WE is brought high, or WE is brought low.

serial clock (SC)

The rising edge of SC increments the internal serial-address counter and accesses serial data at the next SAM location.

serial enable (SE)

 \overline{SE} functions as the output enable for SQ0–SQ15 and QSF. \overline{SE} low enables the serial-data output. \overline{SE} high disables the serial-data output. Holding \overline{SE} high does not disable the serial clock SC. The rising edge of SC automatically increments the internal serial-address counter regardless of the state of \overline{SE} .

serial data outputs (SQ0-SQ15)

SQ0–SQ15 function as the SAM output port. The 3-state output buffer provides direct TTL compatibility (no pullup resistors) with a fan-out of one Series 74 TTL load. Serial data is accessed from the SAM on the rising edge of SC. SE low enables the outputs. The outputs are in the high-impedance (floating) state when disabled.

special-function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. QSF is low when the internal serial-address counter points to the lower (least significant) 128 bits of the SAM. QSF is high when the internal serial-address counter points to the higher (most significant) 128 bits of SAM. QSF is in the high-impedance state when \overline{SE} is high.



SMVS464 - MARCH1996

functional operation description

random-access operation

	RAS FALL				CASX FALL ADDRESS			DQ0-	DQ15 [†]	
FUNCTION	CASx [‡]	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASL CASU WE	CODE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	_
CBR refresh (no reset) and stop-point $\operatorname{set}^{l\!\!\!/}$	L	х	L	н	х	Stop Point [#]	х	х	х	CBRS
CBR refresh (option reset)	L	Х	Н	L	Х	Х	Х	Х	Х	CBR
CBR refresh (no reset) $^{\bigstar}$	L	Х	Н	Н	Х	Х	Х	Х	Х	CBRN
DRAM write (nonmasked)	н	н	н	L	L	Row Addr	Col Addr	Х	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (nonmasked) \square	н	Н	н	L	Н	Row Addr	Block Addr	Х	Col Mask	BW
DRAM block write (nonpersistent write-per-bit) $^\square$	н	н	L	L	Н	Row Addr	Block Addr	Write Mask	Col Mask	BWM
DRAM block write (persistent write-per-bit) $^{\square}$	н	н	L	L	н	Row Addr	Block Addr	х	Col Mask	BWM
Load write-mask register $^{\Diamond}$	н	Н	н	н	L	Refresh Addr	х	Х	Write Mask	LMR
Load color register	н	н	н	н	н	Refresh Addr	х	Х	Color Data	LCR

Table 4. DRAM Function Table

Legend: X

Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

[†] DQ0-DQ15 are latched on either the falling edge of WE or the first falling edge of CASx, whichever occurs later.

‡ Logic L is selected when either or both CASL and CASU are low.

§ The column address, the block address, or the tap point is latched on the first falling edge of CASx depending upon which function is executed. ¶ CBRS cycle should be performed immediately after the power-up initialization for stop-point mode.

A0-A3, A8: don't care; A4-A7 : stop-point code

CBR refresh (option reset) mode ends persistent write-per-bit mode and stop-point mode.

*CBR refresh (no reset) mode does not end persistent write-per-bit mode or stop-point mode.

□ For 4-column block write (TMS5516x), block address is A2–A8; for 8-column block write (TMS5517x), block address is A3–A8.

Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CBR (option reset) cycle.



SMVS464 - MARCH1996

refresh

CAS-before-RAS (CBR) refresh

CBR refreshes are accomplished by bringing either or both \overline{CASL} and \overline{CASU} low earlier than \overline{RAS} . The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN (no reset) and CBRS (no reset and stop point set) refreshes do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period, $t_{rf(MA)}$. The output buffers remain in the high-impedance state during the CBR type refresh cycles regardless of the state of TRG.

hidden refresh

A hidden refresh is accomplished by holding either or both CASL and CASU low in the DRAM read cycle and cycling RAS. The output data of the DRAM read cycle remains valid while the refresh is carried out. Like the CBR refresh, the refreshed row addresses are generated internally during the hidden refresh.

RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CASx and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.

enhanced page mode (TMS551x0)

Enhanced page mode allows faster memory access by keeping the same row address while selecting random column addresses. The maximum \overline{RAS} low time and minimum \overline{CASx} page cycle time are used to determine the number of columns that can be accessed.

Unlike conventional page mode, the enhanced page mode allows the TMS551x0 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when \overline{CASx} goes low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CASx} . In this case, data is obtained after $t_{a(C)}$ max (access time from \overline{CASx} low) if $t_{a(CA)}$ max (access time from column address) has been satisfied.

extended data output (TMS551x1)

The TMS551x1 features extended data output during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid even when CASx returns high. The output remains valid until WE is low, TRG is high, or both CASx and RAS are high (see Figure 1, Figure 2, and Figure 3). The extended data-output mode functions in all read cycles including DRAM read, page-mode read, and read-modify-write cycles.





Figure 1. DRAM Read Cycle With RAS-Controlled Output (TMS551x1)




SMVS464 - MARCH1996



[†] See "switching characteristics over recommended ranges of supply voltage and operating free-air temperature" table.





† See "switching characteristics over recommended ranges of supply voltage and operating free-air temperature" table.
 ‡ See "timing requirements over recommended ranges of supply voltage and operating free-air temperature" table.


Figure 3. DRAM Page-Read Cycle With Extended Data Output (TMS551x1)



SMVS464 - MARCH1996

byte operation

Byte operation can be applied in DRAM read cycles, write cycles, block-write cycles, load-write-mask-register cycles and load-color-register cycles. In byte operation, the column address (A0-A8) is latched at the first falling edge of CASx. In read cycles, CASL enables the lower byte (DQ0-DQ7) and CASU enables the upper byte (DQ8-DQ15) (see Figure 4).



See "switching characteristics over recommended ranges of supply voltage and operating free-air temperature" table.
 See "timing requirements over recommended ranges of supply voltage and operating free-air temperature" table.


Figure 4. Example of a Byte-Read Cycle



SMVS464 - MARCH1996

byte operation (continued)

In byte-write operation, \overline{CASL} enables data to be written to the lower byte (DQ0–DQ7) and \overline{CASU} enables data to be written to the upper byte (DQ8–DQ15). In an early-write cycle, \overline{WE} is brought low prior to both \overline{CASx} signals. Data setup and hold times for DQ0–DQ15 are referenced to the first falling edge of \overline{CASx} (see Figure 5).



[†] See "switching characteristics over recommended ranges of supply voltage and operating free-air temperature" table.


Figure 5. Example of an Early-Write Cycle



SMVS464 - MARCH1996

byte operation (continued)

For late-write or read-modify-write cycles, \overline{WE} is brought low after either or both \overline{CASL} and \overline{CASU} fall. The data is strobed in with data setup and hold times for DQ0–DQ15 referenced to \overline{WE} (see Figure 6).



[†] See "timing requirements over recommended ranges of supply voltage and operating free-air temperature" table.

Figure 6. Example of a Late-Write Cycle




SMVS464 - MARCH1996

write-per-bit

The write-per-bit function allows the masking of any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when \overline{WE} is held low on the falling edge of \overline{RAS} . If \overline{WE} is held high on the falling edge of \overline{RAS} , the write operation is performed without any masking. There are two write-per-bit modes: the nonpersistent write-per-bit and the persistent write-per-bit.

nonpersistent write-per-bit

When \overline{WE} is low on the falling edge of \overline{RAS} , the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device through the DQ pins and latched on the falling edge of \overline{RAS} . The write-per-bit mask selects which of the 16 DQs are to be written and which are not. After \overline{RAS} has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the falling edge of \overline{WE} or the first falling edge of \overline{CASx} , whichever occurs later. \overline{CASL} enables the lower byte (DQ0–DQ7) to be written through the mask and \overline{CASU} enables the upper byte (DQ8–DQ15) to be written through the mask. If a write-mask-low (write mask = 0) is strobed into a particular DQ pin on the falling edge of \overline{RAS} , data is not written to that DQ. If a write-mask-high (write mask = 1) is strobed into a particular DQ pin on the falling edge of \overline{RAS} , data is written to that DQ. If a write-mask-high (write mask = 1).



[†] See "timing requirements over recommended ranges of supply voltage and operating free-air temperature" table.

Figure 7. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation




SMVS464 - MARCH1996

persistent write-per-bit

The persistent write-per-bit mode is initiated only by performing a load-write-mask-register (LMR) cycle first. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or until power is removed.

The LMR cycle is performed using DRAM write-cycle timing except DSF is held high on the falling edge of \overline{RAS} and held low on the first falling edge of \overline{CASx} . A binary code is input to the write-mask register through the random I/O pins and latched on either the first falling edge of \overline{CASx} or the falling edge of \overline{WE} , whichever occurs later. Byte-write control can be applied to the write mask during the LMR cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of \overline{RAS} is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CBR refresh with option reset cycle (see Figure 8).







SMVS464 - MARCH1996

4-column block write (TMS5516x)

The 4-column block-write function allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as 4 columns \times 4 DQs and repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 9).





Figure 9. 4-Column Block-Write Operation

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. Write data (color data) is provided by four bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 10).



SMVS464 - MARCH1996



Color Register





SMVS464 - MARCH1996

4-column block write (continued)

Every four adjacent columns makes a block, which results in 128 blocks along one row. Block 0 comprises columns 0-3, block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 11.




Figure 11. 4-Column-Block Column-Organization

During 4-column block-write cycles, only the seven most significant column addresses (A2 – A8) are latched on the falling edge of \overline{CASx} to decode one of the 128 blocks. Address bits A0 – A1 are ignored. All one-megabit quadrants have the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the falling edge of CASx. As in a DRAM write operation, CASL and CASU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input through the DQs and is latched on either the falling edge of WE or the first falling edge of CASx, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on the use of the write-mask capability, allowing additional performance options.

Example of block write:

block-write column address	= 11000000 (A0 – A8 from left to right)							
	bit 0			bit 15				
color-data register	= 1011	1011	1100	0111				
write-mask register	= 1110	1111	1111	1011				
column-mask register	= 1111	0000	0111	1010				
	1st	2nd	3rd	4th				
	Quad	Quad	Quad	Quad				

Column-address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for all one-megabit quadrants. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color-data register to all four columns of block 0. DQ3 is not written and retains its previous data due to the write-mask bit 3 being a 0.

The second quadrant (DQ4–DQ7) has all four columns masked off due to the column-mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8–DQ11) has its four DQs written with bits 8-11 from the color-data register to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to the column-mask bit 8 being 0.

The fourth quadrant (DQ12–DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 12 after the 4-column block-write operation shown in the example.



SMVS464 - MARCH1996

4-column block write (continued)





Figure 12. Example of Fourth Quadrant After 4-Column Block-Write Operation



SMVS464 - MARCH1996

8-column block write (TMS5517x)

The 8-column block-write function allows up to 128 bits of data to be written simultaneously to one row of the memory array. This function is implemented as 8 columns \times 8 DQs and repeated in two bytes. In this manner, each of the two bytes can have up to eight consecutive columns written at a time with up to eight DQs per column (see Figure 13).






Each byte has an 8-bit column mask to mask off any or all of the eight columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write-masking options. Write data (color data) is provided by eight bits from the on-chip color register. Bits 0-7 from the 16-bit write-mask register, bits 0-7 from the 16-bit column-mask register, and bits 0-7 from the 16-bit color-data register configure the block write for the lower byte, while bits 8-15 control the upper byte in a similar fashion (see Figure 14).



SMVS464 - MARCH1996






Color Register



Every eight adjacent columns makes a block resulting in 64 blocks along one row. Block 0 comprises columns 0-7, block 1 comprises columns 8-15, block 2 comprises columns 16-23, etc., as shown in Figure 15.





During 8-column block-write cycles, only the six most significant column addresses (A3 – A8) are latched on the falling edge of \overline{CASx} to decode one of the 64 blocks. Address bits A0 – A2 are ignored. Both bytes have the same block selected.



SMVS464 - MARCH1996

8-column block write (continued)


A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of CASx. As in a DRAM write operation, CASL and CASU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input through the DQs and is latched on either the falling edge of WE or the first falling edge of CASx, whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability allowing additional performance options.

Example of block write:

block-write column address	=	110000000 (A0-A8 from left to right)				
		bit 0	bit 15			
color-data register	=	10111011	11000111			
write-mask register	=	11101111	11111011			
column-mask register	=	11110000	01111010			
		Lower Byte	Upper Byte			

Column-address bits A0–A2 are ignored. Block 0 (columns 0–7) is selected for both bytes. The lower byte has DQ0-DQ2 and DQ4-DQ7 written with bits 0–2 and 4–7 from the color-data register to columns 0–3. Columns 4–7 are not written and retain their previous data due to the column-mask bits 4–7 being 0. DQ3 is not written and retains its previous data due to the write-mask bit 3 being 0.

The upper byte has DQ8–DQ12 and DQ14–DQ15 written with bits 8–12 and 14–15 from the color-data register to columns 1–4 and 6. Columns 0, 5, and 7 are not written and retain their previous data due to the column-mask bits 8, 13, and 15 being 0. DQ13 is not written and retains its previous data due to the write-mask-register bit 13 being 0. If the previous data was all 0s, the upper byte would contain the data pattern in Figure 16 after the 8-column block-write operation shown in the example.








SMVS464 - MARCH1996

load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS and on the first falling edge of \overline{CASx} . The color register is loaded from pins DQ0–DQ15, which are latched on either the falling edge of \overline{WE} or the first falling edge of \overline{CASx} , whichever occurs later. If only one \overline{CASx} is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 17 and Figure 18).



Legend:

- 2. Row address: A0–A8 are latched on the falling edge of \overline{RAS} .
- 3. Block address A2–A8 (TMS5516x) or A3–A8 (TMS5517x) are latched on the first falling edge of CASx.
- 4. Color data: DQ0-DQ15 are latched on the falling edge WE or on the first falling edge of CASx, whichever occurs first.
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge RAS.
- 6. Column-mask data: DQ0-DQ15 are latched on the falling edge WE or on the first falling edge of CASx, whichever occurs first.


Figure 17. Example of Block Writes



^{1.} Refresh address: A0-A8 are latched on the falling edge of RAS.

SMVS464 - MARCH1996

load color register (continued)



Legend:

- 1. Refresh address: A0–A8 are latched on the falling edge of \overline{RAS} .
- 2. Row address: A0-A8 are latched on the falling edge of RAS.
- 3. Block address A2-A8 (TMS5516x) or A3-A8 (TMS5517x) are latched on the first falling edge of CASx.
- 4. Color data: DQ0-DQ15 are latched on the falling edge WE or on the first falling edge of CASx, whichever occurs first.
- 5. Write-mask data: DQ0-DQ15 are latched on the falling edge RAS.
- 6. Column-mask data: DQ0-DQ15 are latched on the falling edge WE or on the first falling edge of CASx, whichever occurs first.

Figure 18. Example of a Persistent Block Write

DRAM-to-SAM transfer operation

During the DRAM-to-SAM transfer operation, one-half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing TRG low and holding \overline{WE} high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the full-register-transfer operation or the split-register-transfer operation is performed.

FUNCTION	RAS FALL				CASx FALL	ADDF	RESS	DQ0 ·	-DQ15	MNEMONIC
FUNCTION	CASx [†]	TRG	WE	DSF	DSF	RAS	CASx	RAS	C <u>AS</u> x WE	CODE
Full-register-transfer read	н	L	н	L	х	Row Addr	Tap Point	х	х	RT
Split-register-transfer read	н	L	н	Н	х	Row Addr	Tap Point	х	Х	SRT

Table 5. SAM Function Table

[†] Logic L is selected when either or both \overline{CASL} and \overline{CASU} are low.

X = don't care



SMVS464 - MARCH1996

full-register-transfer read

A full-register-transfer operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of RAS. Nine row-address bits (A0 - A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column-address bits (A0 - A8) are latched at the first falling edge of CASx, where address bit A8 selects which half of the row is transferred. Address bits A0 - A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 19).




Figure 19. Full-Register-Transfer Read

A full-register transfer can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the \overline{TRG} trailing edge in the full-register-transfer cycle (see Figure 20).




Figure 20. Example of Full-Register-Transfer Read Operations



SMVS464 - MARCH1996

split-register-transfer read

In split-register-transfer operations, the serial-data register is split into halves (see Figure 21). The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 21. Split-Register-Transfer Read

To invoke a split-register-transfer cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of RAS (see Figure 22). Nine row-address bits (A0 – A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0 – A6 and A8) are latched at the first falling edge of CASx. Column-address bit A8 selects which half of the row is to be transferred. Column-address bit A7 is ignored, and the split-register transfer is internally controlled to select the inactive half. Column-address bits A0–A6 select one of 127 tap points in the specified half of SAM. Locations 127 and 255 are not valid tap points in split-register-transfer operations. In stop-point mode, stop-point locations are not valid tap points in split-register-transfer operations.



[†]A7 shown is internally controlled.

Figure 22. Example of a Split-Register-Transfer Read Operation


A full-register transfer must precede the first split-register transfer to ensure proper operation. After the full-register transfer cycle, the first split-register transfer can follow immediately without any minimum SC clock requirement.



SMVS464 - MARCH1996


split-register-transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of SAM. QSF changes state upon completing a full-register-transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.



NOTE A: See "timing requirements over recommended ranges of supply voltage and operating free-air temperature" table.

Figure 23. Example of a Split-Register-Transfer Read After a Full-Register-Transfer Read






Figure 24. Example of Successive Split-Register-Transfer Read Operations



SMVS464 - MARCH1996

serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data is accessed from the SAM at the rising edge of serial clock SC. \overline{SE} low enables the outputs. \overline{SE} high disables the outputs. Holding \overline{SE} high does not disable SC. The rising edge of SC automatically increments the internal serial-address counter regardless of the state of \overline{SE} . In full-register-transfer operations, the counter proceeds sequentially to the most significant bit (bit 255), and then wraps around to the least significant bit (bit 0), as shown in Figure 25.




Figure 25. Serial-Pointer Direction for Serial Read

In split-register-transfer operations, serial data can be read out from the active half of SAM by clocking SC starting at the tap point loaded by the preceding split-register-transfer cycle. The serial pointer then proceeds sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register-transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register-transfer (see Figure 26).



Figure 26. Serial Pointer for Split-Register Read - Case I

If there is no split-register transfer to the inactive half during this period, the serial pointer points to the next bit, bit 128 or bit 0, respectively (see Figure 27).



Figure 27. Serial Pointer for Split-Register Read – Case II

split-register programmable stop point

The TMS551xx offers programmable stop-point mode for split-register-transfer read operation. This mode can be used to improve 2-D drawing performance in a nonscanline data format.

In split-register-transfer read operations, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed on row addresses A4–A7 in a CBR set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 28).




Figure 28. Example of SAM With Partitions




SMVS464 - MARCH1996

split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding \overline{CASx} low, \overline{WE} low, and DSF high on the falling edge of \overline{RAS} . The falling edge of \overline{RAS} also latches row addresses A4–A7, which are used to define the SAM's partition length. The other row-address inputs are don't cares. Stop-point mode should be initiated immediately after the power-up initialization (see Table 6).

MAXIMUM	A	DDRESS	AT RAS		RS CYCL	E	NUMBER OF	STOP-POINT LOCATIONS
LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-FOINT LOCATIONS
16	х	L	L	L	L	х	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255
32	Х	L	L	L	Н	Х	8	31, 63, 95, 127, 159, 191, 223, 255
64	Х	L	L	Н	Н	Х	4	63, 127, 191, 255
128 (default)	Х	L	н	н	н	х	2	127, 255

In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM partition the serial output begins and at which stop point the serial output stops coming from one half of SAM and switches to the opposite half of SAM (see Figure 29).






Figure 29. Example of Split-Register Operation With Programmable Stop Points

SMVS464 - MARCH1996

256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible with both 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are swapped internally to assure compatibility (see Figure 29). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register-transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register-transfer. During stop-point mode, a CBR (option reset) cycle is not recommended because this ends the stop-point mode and restores address bits AY7 and AY8 to their normal functions. Consistent use of CBR cycles ensures that the TMS551xx remains in nomal mode.




Figure 30. DRAM-to-SAM Mapping, Nonstop-Point Versus Stop Point

IMPORTANT: For proper device operation, a stop-point-mode (CBRS) cycle should be initiated immediately after the power-up initialization cycles are performed.

power up

To achieve proper device operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight RAS cycles or eight CBR cycles to initialize the DRAM port. A full-register-transfer read cycle and two SC cycles are required to initialize the SAM port.

After initialization, the internal state of the TMS551xx is as follows:

	STATE AFTER INITIALIZATION
QSF	Defined by the transfer cycle during initialization
Write mode	Nonpersistent mode
Write-mask register	Undefined
Color register	Undefined
Serial-register tap point	Defined by the transfer cycle during initialization
SAM port	Output mode



SMVS464 - MARCH1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	TMS551xx
Supply voltage range, V _{CC} (see Note 1)	1 V to 7 V
Voltage range on any pin	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1.1 W
Operating free-air temperature range, T _A	. 0°C to 70°C
Storage temperature range, T _{stg} 5	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

		TMS551xx			UNIT
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5.0	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1.0		0.8	V
ТА	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



SMVS464 - MARCH1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		TEST		SAM	'551xx-60		'551xx-70		
PARAMETER			CONDITIONS [†]		MIN	MAX	MIN	MAX	
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA}$			2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 2 mA				0.4		0.4	V
II	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0 \text{ V to } 5.8 \text{ V},$ All other pins at 0 V to V_{CC}			±10			±10	μΑ
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to V_{CC}}, \text{ See Note 3}$			±10			±10	μΑ
ICC1	Operating current [‡]	See Note 4		Standby		180		165	mA
ICC1A	Operating current [‡]	$t_{C(SC)} = MIN$		Active		225		205	mA
ICC2	Standby current	All clocks = V _C (0	Standby		5		5	mA
ICC2A	Standby current [‡]	$t_{C(SC)} = MIN$		Active		70		65	mA
ICC3	RAS only refresh current	See Note 4		Standby		180		165	mA
Іссза	RAS only refresh current [‡]	$t_{C(SC)} = MIN,$	See Note 4	Active		225		205	mA
	Page-mode current [‡]	$t_{C(P)} = MIN,$	See Note 5	Standby	'551x0	135		115	m۸
ICC4					'551x1	140		140	mA
	Page-mode current‡	$t_{C(SC)} = MIN$, See Note 5	Coo Noto 5	Antiun	'551x0	175		155	
ICC4A			See Note 5	Active	'551x1	185		185	mΑ
ICC5	CBR current	See Note 4		Standby		180		165	mA
ICC5A	CBR current‡	$t_{c(SC)} = MIN,$	See Note 4	Active		225		205	mA
ICC6	Data-transfer current	See Note 4		Standby		200		180	mA
ICC6A	Data-transfer current [‡]	$t_{c(SC)} = MIN$		Active		250		225	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

NOTES: 3. SE is disabled for SQ output leakage tests.

4. Measured with one address change while $\overline{RAS} = V_{IL}$; $t_{C(rd)}$, $t_{C(W)}$, $t_{C(TRD)} = MIN$

5. Measured with one address change while $\overline{CASx} = \overline{V_{IH}}$

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		6	pF
C _{i(RC)}	Input capacitance, address strobe inputs		7	pF
C _{i(W)}	Input capacitance, write enable input		7	pF
C _{i(SC)}	Input capacitance, serial clock		7	pF
C _{i(SE)}	Input capacitance, serial enable		7	pF
C _{i(DSF)}	Input capacitance, special function		7	pF
C _{i(TRG)}	Input capacitance, transfer register input		7	pF
C _{O(O)}	Output capacitance, SQ and DQ		7	pF
C _{O(QSF)}	Output capacitance, QSF		9	pF

NOTE 6: V_{CC} = 5 V \pm 0.5 V, and the bias on pins under test is 0 V.



SMVS464 - MARCH1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

PARAMETER		TEST	ALT.	'551xx-60		'551xx-70		UNIT
	PARAMETER	CONDITIONS [†]	SYMBOL	MIN	MAX	MIN	MAX	UNIT
^t a(C)	Access time, DQx from CASx low	td(RLCL) = MAX	^t CAC		17		20	ns
^t a(CA)	Access time, DQx from column address	t _{d(RLCL)} = MAX	t _{AA}		30		35	ns
^t a(CP)	Access time, DQx from CASx high	t _{d(RLCL)} = MAX	^t CPA		35		40	ns
^t a(G)	Access time, DQx from TRG low		^t OEA		15		20	ns
^t a(R)	Access time, DQx from RAS low	t _{d(RLCL)} = MAX	^t RAC		60		70	ns
^t a(SE)	Access time, SQx from SE low	C _L = 30 pF	^t SEA		12		15	ns
ta(SQ)	Access time, SQx from SC high	CL = 30 pF	^t SCA		15		20	ns
^t dis(CH)	Disable time, random output from \overline{CASx} high (see Note 8)	C _L = 50 pF	^t OFF	3	15	3	20	ns
^t dis(G)	Disable time, random output from $\overline{\text{TRG}}$ high (see Note 8)	C _L = 50 pF	^t OEZ	3	15	3	20	ns
^t dis(RH)	Disable time, random output from \overline{RAS} high (see Note 8)	C _L = 50 pF		3	15	3	20	ns
^t dis(SE)	Disable time, serial output from \overline{SE} high (see Note 8)	C _L = 30 pF	^t SEZ	3	10	3	20	ns
^t dis(WL)	Disable time, random output from $\overline{\text{WE}}$ low (see Note 8)	C _L = 30 pF	tWEZ	0	15	0	20	ns

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times for RAM-port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: $V_{OH}/V_{OL} = 2 V/0.8 V$. Switching times for SAM-port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial-data out reference level: $V_{OH}/V_{OL} = 2 V/0.8 V$.

8. tdis(CH), tdis(RH), tdis(G), tdis(WL), and tdis(SE) are specified when the output is no longer driven.



SMVS464 - MARCH1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature $\!\!\!^\dagger$

			ALT.	'551	xx-60	'551xx-70		UNIT
			SYMBOL	MIN	MAX	MIN	MAX	UNIT
	Cuelo timo, pago modo road, write	'551x0	tPC	35		40		ns
^t c(P)	Cycle time, page-mode read, write	'551x1	tPC	30		30		ns
^t c(rd)	Cycle time, read		^t RC	110		130		ns
^t c(rdW)	Cycle time, read-modify-write		^t RMW	150		175		ns
^t c(RDWP)	Cycle time, page-mode read-modify-write		^t PRMW	80		90		ns
^t c(SC)	Cycle time, serial clock (see Note 9)		tSCC	18		22		ns
^t c(TRD)	Cycle time, transfer read		tRC	110		130		ns
^t c(W)	Cycle time, write		tWC	110		130		ns
^t w(CH)	Pulse duration, CASx high		^t CPN	10		10		ns
		'551x0	^t CAS	10	10 000	10	10 000	ns
^t w(CL)	Pulse duration, CASx low (see Note 10)	'551x1	^t CAS	17	10 000	20	10 000	ns
^t w(GH)	Pulse duration, TRG high	-	t _{TP}	20		20		ns
^t w(RH)	Pulse duration, RAS high		tRP	40		50		ns
^t w(RL)	Pulse duration, RAS low (see Note 11)		^t RAS	60	10 000	70	10 000	ns
^t w(RL)P	Pulse duration, RAS low (page mode)		tRASP	60	100 000	70	100 000	ns
^t w(SCH)	Pulse duration, SC high		tSC	5		8		ns
tw(SCL)	Pulse duration, SC low		tSCP	5		8		ns
^t w(TRG)	Pulse duration, TRG low			15		20		ns
^t w(WL)	Pulse duration, WE low		tWP	10		10		ns
^t su(CA)	Setup time, column address before CASx low		tASC	0		0		ns
tsu(DCL)	Setup time, data valid before CASx low, early write		tDSC	0		0		ns
t _{su(DQR)}	Setup time, write mask valid before RAS low, non-persistent write-per-bit		^t MS	0		0		ns
^t su(DWL)	Setup time, data valid before \overline{WE} low, late write		^t DSW	0		0		ns
^t su(RA)	Setup time, row address before RAS low		^t ASR	0		0		ns
^t su(rd)	Setup time, WE high before first CASx low, read		^t RCS	0		0		ns
^t su(SFC)	Setup time, DSF before first CASx low		tFSC	0		0		ns
^t su(SFR)	Setup time, DSF before RAS low		^t FSR	0		0		ns
t _{su} (TRG)	Setup time, TRG before RAS low		tTHS	0		0		ns
^t su(WCH)	Setup time, WE low before both CASx high, write		^t CWL	15		15		ns
^t su(WCL)	Setup time, WE low before first CASx low, early write		tWCS	0		0		ns
^t su(WMR)	Setup time, WE low before RAS low, write-per-bit		tWSR	0		0		ns
tsu(WRH)	Setup time, WE low before RAS high, write		tRWL	15		15		ns
^t h(CHrd)	Hold time, WE high after both CASx high, read (see N	ote 12)	^t RCH	0		0		ns
th(CLCA)	Hold time, column address after first CASx low		^t CAH	10		10		ns
th(CLD)	Hold time, data valid after first CASx low, early write		tDH	15		15		ns
th(CLQ)	Hold time, DQ output after CASx low (TMS551x1)		tDHC	4		5		ns

[†] Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes $t_t = 3 \text{ ns.}$

10. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this can require additional \overline{CASx} low time [t_W(CL)].

11. In a read-modify-write cycle, $t_{d(RLWL)}$ and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this can require additional RAS low time $[t_W(RL)]$. 12. Either $t_h(RHrd)$ or $t_h(CHrd)$ must be satisfied for a read cycle.



SMVS464 - MARCH1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)[†]

		ALT.	'551x	x-60	'551x	x-70	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
^t h(CLW)	Hold time, WE low after first CASx low, early write	tWCH	10		15		ns
^t h(RA)	Hold time, row address after RAS low	^t RAH	10		10		ns
^t h(RDQ)	Hold time, write mask valid after RAS low, non-persistent write-per-bit	tMH	10		10		ns
^t h(RHrd)	Hold time, $\overline{\text{WE}}$ high after $\overline{\text{RAS}}$ high, read (see Note 12)	^t RRH	0		0		ns
^t h(RLCA)	Hold time, column address valid after RAS low (see Note 13)	t _{AR}	30		30		ns
^t h(RLD)	Hold time, data valid after RAS low (see Note 13)	^t DHR	35		35		ns
^t h(RLW)	Hold time, WE low after RAS low, write	^t WCR	30		35		ns
^t h(RSF)	Hold time, DSF after RAS low	^t FHR	30		35		ns
^t h(RWM)	Hold time, WE low after RAS low, write-per-bit	^t RWH	10		10		ns
^t h(SFC)	Hold time, DSF after first CASx low	^t CFH	10		10		ns
^t h(SFR)	Hold time, DSF after RAS low	^t RFH	10		10		ns
^t h(SHSQ)	Hold time, SQ after SC high	^t SOH	4		5		ns
^t h(TRG)	Hold time, TRG after RAS low	t _{THH}	10		10		ns
^t h(WLD)	Hold time, data valid after \overline{WE} low, late write	^t DH	15		15		ns
^t h(WLG)	Hold time, TRG high after WE low (see Note 14)	^t OEH	10		10		ns
^t d(CACH)	Delay time, column address valid to CASx high	^t CAL	30		45		ns
^t d(CAGH)	Delay time, column address to TRG high in real-time-load and late-load full-register transfer	^t ATH	20		20		ns
^t d(CARH)	Delay time, column address valid to RAS high	^t RAL	30		35		ns
^t d(CASH)	Delay time, column address to first SC high after TRG high, early-load full-register transfer	^t ASD	25		25		ns
td(CAWL)	Delay time, column address valid to WE low, read-modify-write	^t AWD	50		60		ns
td(CHRL)	Delay time, both CASx high to RAS low	^t CRP	0		0		ns
td(CLGH)	Delay time, CASx low to TRG high, read		17		20		ns
^t d(CLQSF)	Delay time, first CASx low to QSF switching, full-register transfer (see Note 15)	^t CQD		30		30	ns
td(CLRH)	Delay time, CASx low to RAS high	^t RSH	17		20		ns
td(CLRL)	Delay time, first CASx low to RAS low, CBR refresh	^t CSR	0		0		ns
^t d(CLSH)	Delay time, first CASx low to first SC high after TRG high, early-load full-register transfer	tCSD	20		20		ns
^t d(CLTH)	Delay time, first CASx low to TRG high, real-time-load and late-load full-register transfer	tСТН	15		15		ns
^t d(CLWL)	Delay time, \overline{CASx} low to \overline{WE} low, read-modify-write (see Note 16)	^t CWD	37		45		ns
td(CLZ)	Delay time, first CASx low to DQ in the low-impedance state	tCLZ	3		2		ns
td(DCL)	Delay time, data to CASx low	^t DZC	0		0		ns
td(DGL)	Delay time, data to TRG low	t _{DZO}	0		0		ns
td(GHD)	Delay time, TRG high before data applied at DQ	tOED	10		15		ns

[†] Timing measurements are referenced to V_{IL} max and V_{IH} min. NOTES: 12. Either t_{h(RHrd)} or t_{h(CHrd)} must be satisfied for a read cycle.

13. The minimum value is measured when $t_{d(RLCL)}$ is set to $t_{d(RLCL)}$ min as a reference.

14. <u>Output-enable-controlled write</u>. Output remains in the high-impedance state for the entire cycle.

 TRG must disable the output buffers prior to applying data to the DQ pins.
 Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and output reference level is V_{OH} / V_{OL} = 2 V/0.8 V.



SMVS464 - MARCH1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)^{\dagger}

			ALT.	'551x	x-60	'551x	k-70	UNIT
			SYMBOL	MIN	MAX	MIN	MAX	UNIT
^t d(GHQSF)	Delay time, TRG high to QSF switching, full-register trans (see Note 16)	sfer	^t TQD		25		30	ns
^t d(GLRH)	Delay time, TRG low to RAS high		^t ROH	10		15		ns
^t d(GLZ)	Delay time, TRG low to DQ in the low-impedance state		^t OELZ	3		3		ns
^t d(MSRL)	Delay time, last SC high at boundary (127 or 255) to RAS low,			15		20		ns
^t d(RHCL)	L) Delay time, RAS high to first CASx low, CBR refresh		^t RPC	0		0		ns
^t d(RHMS)	Delay time, RAS high to last SC high at boundary (127 or split-register-transfer	255),		15		20		ns
^t d(RLCA)	Delay time, RAS low to column address valid		^t RAD	15	30	15	35	ns
		'551x0	^t CSH	60		70		ns
^t d(RLCH) [Delay time, RAS low to CASx high	'551x1	^t CSH	53		60		ns
		CBR	^t CHR	10		10		ns
^t d(RLCL)	Delay time, RAS low to first CASx low (see Note 17)		^t RCD	20	43	20	50	ns
^t d(RLQSF)	Delay time, RAS low to QSF switching, full-register transf (see Note 16)	er	^t RQD		65		70	ns
^t d(RLSH)	Delay time, \overline{RAS} low to first SC high after \overline{TRG} high, early-load full-register transfer		^t RSD	65		70		ns
^t d(RLTH)	Delay time, RAS low to TRG high (see Note 18)		^t RTH	50		55		ns
^t d(RLWL)	Delay time, RAS low to WE low, read-modify-write		^t RWD	80		95		ns
^t d(SCQSF)	Delay time, last SC high at boundary (127 or 255) to QSF split-register transfer (see Note 16)	switching,	^t SQD		20		25	ns
^t d(SCTR)	Delay time, SC high to TRG high, full-register transfer		tTSL	5		5		ns
t _{d(THRH)} Delay time, TRG high to RAS high (see Note 18)		trrd	-10		-10		ns	
t _{d(THRL)} Delay time, TRG high to RAS low (see Note 18)		tTRP	40		50		ns	
^t d(THSC)	Delay time, TRG high to SC high (see Note 18)		tTSD	20		25		ns
^t rf(MA)	Refresh time interval, memory		^t REF		8		8	ms
t _t	Transition time		tŢ	3	50	3	50	ns

 $\frac{1}{1}$ Timing measurements are referenced to V_{IL} max and V_{IH} min.


NOTES: 16. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and output reference level is V_{OH} / V_{OL} = 2 V/0.8 V.

17. The maximum value is specified only to assure RAS access time.

18. Real-time-load and late-load full-register transfer



SMVS464 - MARCH1996




⁺ For TMS551x0, CASx high disables the output regardless of the state of RAS. For TMS551x1, both RAS and CASx must be high to disable the output.

Figure 31. Read-Cycle Timing With CASx-Controlled Output



SMVS464 - MARCH1996




[†] For TMS551x0, RAS high does not disable the output. For TMS551x1, both RAS and CASx must be high to disable the output.

Figure 32. Read-Cycle Timing With RAS-Controlled Output



SMVS464 - MARCH1996



[†] In early-write operations, DQ0–DQ15 are all latched on the first falling edge of CASx. Thus, t_{SU(DCL)} and t_{h(CLD)} are referenced only to the first falling edge of CASx.

Figure 33. Early-Write-Cycle Timing

CYCLE	STATE				
CTOLE	1	2	3		
Write operation (nonmasked)	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	Don't care	Valid data		

Table 7. Early-Write-Cycle State Table



SMVS464 - MARCH1996




Figure 34. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

CYCLE	STATE				
CICLE	1	2	3		
Write operation (nonmasked)	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	Don't care	Valid data		

Table 8. Late-Write-Cycle State Table



SMVS464 - MARCH1996





Figure 35. Read-Modify-Write-Cycle Timing

CYCLE	STATE					
CICLE	1	2	3			
Write operation (nonmasked)	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	Don't care	Valid data			

Table 9. Read-Modify-Write-Cycle State Table



SMVS464 - MARCH1996




[†] For 4-column block write (TMS5516x), block address is A2–A8; for 8-column block write (TMS5517x), block address is A3–A8.
 [‡] In early-write operations, DQ0–DQ15 are all latched on the first falling edge of CASx. Thus, t_{SU(DCL)} and t_{h(CLD)} are referenced only to the first falling edge of CASx.

Figure 36. Block-Write-Cycle Timing (Early Write)

CYCLE	STATE					
CTOLE	1	2	3			
Block-write operation (nonmasked)	Н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			



SMVS464 - MARCH1996



[†] For 4-column block write (TMS5516x), block address is A2–A8; for 8-column block write (TMS5517x), block address is A3–A8.
 [‡] In late-write operations, DQ0–DQ15 are all latched on the first falling edge of WE. Thus t_{su(DWL)} and t_{h(WLD)} are referenced only to the first falling edge of WE.


Figure 37. Block-Write-Cycle Timing (Late Write)

CYCLE	STATE					
CTOLE	1	2	3			
Block-write operation (nonmasked)	Н	Don't care	Column mask			
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask			
Block-write operation with persistent write-per-bit	L	Don't care	Column mask			

Table 11. Block-Write-Cycle State Table



SMVS464 - MARCH1996



⁺ In early-write operations, DQ0–DQ15 are all latched on the first falling edge of CASx. Thus, t_{su(DCL)} and t_{h(CLD)} are referenced only to the first falling edge of CASx.





SMVS464 - MARCH1996





Figure 39. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)



SMVS464 - MARCH1996



PARAMETER MEASUREMENT INFORMATION

⁺ In early-write operations, DQ0 – DQ15 are all latched on the first falling edge of CASx. Thus, t_{su(DCL)} and t_{h(CLD)} are referenced only to the first falling edge of CASx.





SMVS464 - MARCH1996





Figure 41. Load-Color-Register-Cycle Timing (Late-Write Load)



SMVS464 - MARCH 1996




PARAMETER MEASUREMENT INFORMATION

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper state of DSF is latched on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).


Figure 42. Enhanced-Page-Mode Read-Cycle Timing (TMS551x0)



SMVS464 - MARCH 1996




NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write timing specifications are not violated and the proper state of DSF is latched on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).





SMVS464 - MARCH 1996



PARAMETER MEASUREMENT INFORMATION

[†] DQ0 – DQ15 are latched on either the falling edge of WE or the first falling edge of CASx, whichever occurs later. In early-write operations, t_{SU(DWL)} and th(WLD) are not applicable; tsu(DCL) and th(CLD) are referenced only to the first falling edge of CASx. In late-write operations, tsu(DCL) and th(CLD) are not applicable.


NOTE A: A read cycle or a read-modify-write cycle can be mixed with write cycles as long as read- and read-modify-write timing specifications are not violated.

Figure 44. Enhanced-Page-Mode Write-Cycle Timing
Table 12. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE							
CICLE	1	2	3	4	5			
Write operation (nonmasked)	L	L	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data			
Load-write-mask register on either the first falling edge of WE or the falling edge of CASx, whichever occurs later.	Н	L	Н	Don't care	Write mask			



SMVS464 - MARCH 1996




NOTE A: A read cycle or a write cycle can be mixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 45. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 13. Enhanced Page-Mode Read-Modify-Write-Cycle State Table

CYCLE	STATE							
CTCLE	1	2	3	4	5			
Write operation (nonmasked)	L	L	Н	Don't care	Valid data			
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data			
Load-write-mask register on either the first falling edge of WE or the falling edge of CASx, whichever occurs later.	Н	L	Н	Don't care	Write mask			



SMVS464 - MARCH 1996




PARAMETER MEASUREMENT INFORMATION

Figure 46. Extended-Data-Output Read-Followed-by-Write-Cycle Timing (TMS551x1)



SMVS464 - MARCH 1996



[†] For 4-column block write (TMS5516x), block address is A2–A8; for 8-column block write (TMS5517x), block address is A3–A8. [‡] DQ0–DQ15 are latched on either the falling edge of WE or the first falling edge of CASx, whichever occurs later. In early-write operations, $t_{su}(DWL)$ and $t_{h}(WLD)$ are not applicable; $t_{su}(DCL)$ and $t_{h}(CLD)$ are referenced only to the first falling edge of CASx. In late-write operations, $t_{su}(DCL)$ and $t_{h}(CLD)$ are not applicable.

NOTE A: A read cycle or a read-modify-write cycle can be mixed with write cycles as long as read- and read-modify-write timing specifications are not violated.

Figure 47. Enhanced-Page-Mode Block-Write-Cycle Timing

CYCLE	STATE		
CTOLE	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask
Block-write operation with persistent write-per-bit	L	Don't care	Column mask

Table 14. Enhanced-Page-Mode Block-Write-Cycle State Table



SMVS464 - MARCH 1996





Figure 48. RAS-Only Refresh-Cycle Timing



SMVS464 - MARCH 1996





CYCLE	STATE		
CICLE	1	2	3
CBR refresh with option reset	Don't care	L	Н
CBR refresh with no reset (CBRN)	Don't care	Н	Н
CBR refresh with stop point set and no reset (CBRS)	Stop address	Н	L



SMVS464 - MARCH 1996





Figure 50. Hidden-Refresh-Cycle Timing

Table 16. Hidden-Refresh-Cycle State Table

CYCLE	STATE		
	1	2	3
CBR refresh with option reset	Don't care	L	Н
CBR refresh with no reset (CBRN)	Don't care	Н	Н
CBR refresh with stop point set and no option reset (CBRS)	Stop address	Н	L



SMVS464 - MARCH 1996



NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory-to-data-register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.


B. Once data is transferred into the data registers, SAM is in the serial-read mode (that is, SQx is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.

- C. A0-A7: register tap point; A8: identifies the DRAM half of the row
- D. Early-load operation is defined as $t_h(TRG) \min < t_h(TRG) < t_d(RLTH) \min$.

Figure 51. Full-Register-Transfer Read Timing, Early-Load Operations



SMVS464 - MARCH 1996



NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register-transfer cycle. The memory to data register-transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.

B. Once data is transferred into the data registers, SAM is in the serial-read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.


C. A0-A7: register tap point; A8: identifies the DRAM half of the row

D. Late-load operation is defined as $t_{d(THRH)} < 0$ ns.

Figure 52. Full-Register-Transfer Read Timing, Real-Time Load Operation/Late-Load Operation



SMVS464 - MARCH 1996




NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM half of the row

Figure 53. Split-Register-Transfer Read Timing



SMVS464 - MARCH 1996




NOTE A: While reading data through the serial-data register, TRG is a don't care, except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 54. Serial-Read Timing ($\overline{SE} = V_{IL}$)



SMVS464 - MARCH 1996




NOTE A: While reading data through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 55. Serial-Read Timing (SE-Controlled Read)



SMVS464 - MARCH 1996



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. In order to achieve proper split-register operation, a full-register-transfer read should be performed before the first split-register-transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the full-register-transfer read cycle (CASE I), during the first split-register-transfer cycle (CASE II), or even after the first split-register-transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register-transfer read cycle and the first split-register cycle.
 - B. Asplit-register-transfer into the inactive half is not allowed until $t_{d(MSRL)}$ is met. $t_{d(MSRL)}$ is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register-transfer cycle into the inactive half. After the $t_{d(MSRL)}$ is met, the split-register-transfer into the inactive half must also satisfy the minimum $t_{d(RHMS)}$ requirement. $t_{d(RHMS)}$ is the minimum delay time between the rising edge of RAS of the split-register-transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).

Figure 56. Split-Register Operating Sequence




SMVS464 - MARCH 1996

DGH (R-PDSO-G64)

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Plastic body dimensions do not include mold flash or protrusion. Maximum mold protrusion is 0,125.

device symbolization





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated