SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

- Choice of Operating Speeds
 High-Speed, A Devices . . . 25 MHz Min
 Half-Power, A-2 Devices . . . 16 MHz Min
- Choice of Input/Output Configuration
- Package Options Include Both Ceramic DIP and Chip Carrier in Addition to Ceramic Flat Package

DEVICE	I	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

description


These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allow for quick design of "custom" functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The Half-Power versions offer a choice of operating frequency, switching speeds, and power dissipation. In many cases, these Half-Power devices can result in significant power reduction from an overall system level.

The PAL16' M series is characterized for operation over the full military temperature range of –55°C to 125°C.


PAL16L8' J OR W PACKAGE

(TOP VIEW)



PAL16L8'
FK PACKAGE

(TOP VIEW)




PAL is a registered trademark of Advanced Micro Devices Inc.

Texas 🐶

PAL16R4AM, PAL16R4A-2M, PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL^{\circledR} CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992






PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

functional block diagrams (positive logic)

PAL16L8AM PAL16L8A-2M



PAL16R4AM PAL16R4A-2M






PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL^{\circledR} CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

functional block diagrams (positive logic)

PAL16R6AM PAL16R6A-2M




PAL16R8AM PAL16R8A-2M



 \sim denotes fused inputs


logic diagram (positive logic)



PAL16R4AM, PAL16R4A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic)



PAL16R6AM, PAL16R6A-2M STANDARD HIGH-SPEED *PAL*[®] CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic) CLK 1 Increment First **Fuse** 28 8 12 16 20 31 24 **Numbers** 19 I/O 256 288 320 352 I = 0 384 416 448 480 >C1 544 576 608 640 I = 0768 800 832 864 896 928 960 992 **├**C1 1024 1056 1088 I = 0 1120 1152 1184 1216 1248 -**⊵**C1 1280 1312 1344 I = 01376 1408 1440 1472 1504 **>**C1 1536 1568 1600 1632 I = 07<mark>3</mark> Q 1D 1664 1696 > C1 1760 1792 1824 1856 1920 1984 2016 <<u>11</u> <u>oe</u> Fuse number = First fuse number + Increment

PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic)



PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		. 7 V
Input voltage (see Note 1)		5.5 V
Voltage applied to disabled output (see Note 1)		5.5 V
Operating free-air temperature range	–55°C to	125°C
Storage temperature range	−65°C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		5.5	V
V _{IL}	Low-level input voltage			0.8	V
IOH	High-level output current			-2	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	– 55	25	125	°C



PAL16L8AM, PAL16R4AM, PAL16R6AM, PAL16R8AM STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TEST CONDITION	S	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$			0.25	0.4	V
1	Outputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _O = 2.7 V				20	
lozh	I/O ports	$V_{CC} = 5.5 \text{ V},$					100	μΑ
lozL	Outputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V- 04V				-20	
IOZL	I/O ports	V _{CC} = 5.5 V,	$V_0 = 0.4 \text{ V}$				-100	μΑ
lį		V _{CC} = 5.5 V,	V _I = 5.5 V				0.2	mA
1	I/O Ports	\\ \\	V: 07V				100	^
lН	All others	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V				25	μΑ
	OE input		V 0.4V				-0.2	^
اال	All others	V _{CC} = 5.5 V,	V _I = 0.4 V				-0.1	mA
los [‡]		V _{CC} = 5.5 V,	V _O = 0.5 V		-30		-250	mA
ICC		V _{CC} = 5.5 V,	$V_{I} = 0,$	Outputs open		75	180	mA

timing requirements

			MIN	MAX	UNIT
fclock	Clock Frequency		0	25	MHz
t	Dulas duration (ass Note 2)	Clock high	15		
۱w	N Pulse duration (see Note 2)	Clock low	20		ns
t _{su}	t _{su} Setup time, input or feedback before CLK↑		25		ns
th	Hold time, input or feedback after CLK↑		0		ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f _{max}				25	45		MHz
^t pd	I, I/O	O, I/O			15	30	ns
^t pd	CLK↑	Q	R1 = 390 Ω ,		10	20	ns
t _{en}	ŌĒ↓	Q	R2 = 750 Ω ,		15	25	ns
^t dis	ŌE↑	Q	See Figure 1		10	25	ns
t _{en}	I, I/O	O, I/O			14	30	ns
^t dis	I, I/O	O, I/O			13	30	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test equipment degradation.

PAL16L8A-2M, PAL16R4A-2M, PAL16R6A-2M, PAL16R8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PAR	RAMETER		TEST CONDITIONS	S	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$			0.25	0.4	V
	Outputs	V 55V	V- 27V				20	^
lozh	I/O ports	$V_{CC} = 5.5 V,$	$V_O = 2.7 V$				100	μА
lozi	Outputs	V 55V	V- 04V				-20	^
IOZL	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_O = 0.4 V$				-100	μΑ
II		V _{CC} = 5.5 V,	V _I = 5.5 V				0.2	mA
1	I/O Ports	V 55V	V: 07V				100	^
lН	All others	$V_{CC} = 5.5 V,$	V _I = 2.7 V				25	μА
	OE input	V 55V	V 0.4V				-0.2	^
I _{IL}	All others	$V_{CC} = 5.5 V,$	$V_I = 0.4 V$				-0.1	mA
los [‡]		V _{CC} = 5.5 V,	V _O = 0.5 V		-30		-250	mA
Icc	_	V _{CC} = 5.5 V,	$V_{I} = 0,$	Outputs open		75	90	mA

timing requirements

			MIN	MAX	UNIT
fclock	Clock Frequency		0	16	MHz
t	Dulas duration (ass Note 2)	Clock high	25		20
, M	Pulse duration (see Note 2)	Clock low	25		ns
t _{su}	t _{Su} Setup time, input or feedback before CLK↑		35		ns
th	Hold time, input or feedback after CLK↑		0		ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	түр†	MAX	UNIT
f _{max}				16	25		MHz
^t pd	I, I/O	O, I/O			25	40	ns
^t pd	CLK↑	Q	R1 = 390 Ω ,		11	25	ns
t _{en}	OE↓	Q	R2 = 750 Ω ,		20	25	ns
^t dis	OE↑	Q	See Figure 1		11	25	ns
t _{en}	I, I/O	O, I/O			25	40	ns
^t dis	I, I/O	O, I/O			25	35	ns


[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.




[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test equipment degradation.


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992


PARAMETER MEASUREMENT INFORMATION





PROPAGATION DELAY TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en} , 5 pF for t_{dis} .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 10 MHz, t_r and $t_f \leq$ 2 ns, duty cycle = 50%
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated