MITSUBISHI MICROCOMPUTERS

M37273MF-XXXSP M37273EFSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER

and ON-SCREEN DISPLAY CONTROLLER

DESCRIPTION

The M37273MF-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 52-pin shrink plastic

In addition to their simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy pro-

The M37273MF-XXXSP has a OSD function and a data slicer function, so it is useful for a channel selection system for TV with a closed caption decoder. The features of the M37273EFSP are similar to those of the M37273MF-XXXSP except that these chips have a builtin PROM which can be written electrically.

FEATURES

Data slicer


Number of basic instructions
Memory size
ROM 60 K bytes
RAM1472 bytes
(including ROM correction memory: 64 bytes)
ROM for OSD10 K bytes
RAM for OSD128 bytes
Minimum instruction execution time
0.5 µs (at 8 MHz oscillation frequency)
• Power source voltage 5 V ± 10 %
Subroutine nesting
• Interrupts
• 8-bit timers
• Programmable I/O ports (Ports P0, P1, P2, P30, P31)
• Input ports (Ports P50, P51)
• Output ports (Ports P52–P57, P6)
• 12 V withstand ports
• LED drive ports
• Serial I/O
Multi-master I ² C-BUS interface
• A-D comparator (6-bit resolution)
PWM output circuit (8-bit)
• ROM correction function
Power dissipation
In high-speed mode165mW
(at Vcc = 5.5V, 8MHz oscillation frequency, CRT on, and Data
slicer on)
In low-speed mode
(at Vcc = 5.5V, 32 kHz oscillation frequency)


OSD function

Display characters
(16 lines maximum)
Kinds of characters254 kinds
Character display area CC mode : 16 X 26 dots
OSD mode: 16 X 20 dots
Kinds of character sizes CC mode: 1 type
OSD mode: 8 types
Kinds of character colors (It can be specified by the character)
maximum 7 kinds
Kings of character background colors CC mode : 1 type (black)
OSD mode: 7 types
(It can be specified by the character)
Display position
Horizontal128 levels
Vertical 512 levels
Attribute CC mode : smooth italic, underline, flash
OSD mode : border
Kinds of raster colors (maximum 7 kinds)
Smooth roll-up function
Window function
Automatic solid space

APPLICATION

TV with a closed caption decoder





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

FUNCTIONS

Pa	rameter		Functions			
Number of basic instructions	3		71			
			0.5 μs (the minimum instruction execution time, at 8 MHz oscillation frequency)			
Clock frequency			8 MHz (maximum)			
Memory size	ROM		60 K bytes			
	RAM		1472 bytes (including ROM correction memory : 64 bytes)			
	OSD ROM		10 K bytes			
	OSD RAM		128 bytes			
Input/Output ports	P0	I/O	8-bit X 1 (N-channel open-drain output structure, can be used as PWM output pins, INT input pins, AD input pin)			
	P10-P17	I/O	8-bit X 1 (P10 and P15–P17: CMOS input/output structure, P11–P14: CMOS input/output or N-channel open-drain output structure, can be used as OSD output pin, AD input pins, INT input pin, multi-master I ² C-BUS interface)			
	P20-P27	I/O	8-bit X 1 (P2o and P21: CMOS input/output or N-channel open-drain output structure, P22–P27: CMOS input/output structure, can be used as serial input/output pins, external clock input pins)			
	P30, P31	I/O	2-bit X 1 (CMOS input/output or N-channel open-drain output structure, can be used as AD input pins)			
	P50, P51	Input	2-bit X 1 (can be used as OSD input pins)			
	P52-P57, P6	Output	14-bit X 1 (CMOS output structure, can be used as OSD output pins)			
Serial I/O			8-bit X 1			
Multi-master I ² C-BUS interfa	ace		1 (2 systems)			
A-D comparator			6 channels (6-bit resolution)			
PWM output circuit			8-bit × 6			
Timers	s 8-bit tin		8-bit timer X 6			
ROM correction function			32 bytes X 2			
Subroutine nesting			128 levels (maximum)			
Clock generating circuit			External interrupt X 3, Internal timer interrupt X 6, Serial I/O interrupt X 1, OS interrupt X 1, Multi-master I ² C-BUS interface interrupt X 1, Data slicer interrux X 1, f(XIN)/4096 interrupt X 1, VSYNC interrupt X 1, BRK interrupt X 1			
			2 built-in circuits (externally connected to a ceramic resonator or a quartz crystal oscillator)			
			Built-in			
OSD function Number of display characters Character display area		y characters	32 characters X 2 lines (maximum 16 lines by software)			
		/ area	CC mode: 16 X 26 dots (character dot structure : 16 X 20 dots) OSD mode: 16 X 20 dots			
	Kinds of characte	ers	254 kinds			
	Kinds of characte	er sizes	CC mode: 1 kinds OSD mode: 8 kinds			
	Kinds of characte	er colors	Maximum 7 kinds (R, G, B)			
	Display position (horiz	zontal, vertical)	128 levels (horizontal) X 512 levels (vertical)			



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

FUNCTIONS (continued)

	Paramet	er		Functions	
Power source volta	ige			5 V ± 10 %	
Power dissipation	In high-speed	OSD ON	Data slicer ON	165 mW typ. (at oscillation frequency f(XIN) = 8 MHz, fosc = 27 MHz)	
	mode	OSD OFF	Data slicer OFF	82.5 mW typ. (at oscillation frequency f(XIN) = 8 MHz)	
	In low-speed mode	OSD OFF	Data slicer OFF	0.33mW typ. (at oscillation frequency f(XCIN) = 32 kHz, f(XIN) = stopped)	
	In stop mode			0.055 mW (maximum)	
Operating temperature range				−10 °C to 70 °C	
Device structure				CMOS silicon gate process	
Package				52-pin shrink plastic molded DIP	



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions			
Vcc, AVcc Vss	Power source		Apply voltage of 5 V ± 10 % (typical) to Vcc and AVcc, and 0 V to Vss.			
CNVss	CNVss		Connected to Vss.			
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for 2 μ s or more (normal Vcc conditions) If more time is needed for the quartz-crystal oscillator to stabilize, this "L" condition s be maintained for the required time.			
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and			
Xout	Clock output	Output	XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.			
P00/PWM0- P05/PWM5, P06/INT2/ AD4,	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open-drain output. See note 1 at end of Table for full details of port P0 functions.			
P07/INT1	PWM output	Output	Pins P00–P05 are also used as PWM output pins PWM0–PWM5 respectively. The output structure is N-channel open-drain output.			
	External interrupt input	Input	Pins P06 , P07 are also used as external interrupt input pins INT2, INT1 respectively.			
	Analog input	Input	P0e pin is also used as analog input pin AD4.			
P10/OUT2, P11/SCL1,	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.			
P12/SCL2, P13/SDA1,	OSD output	Output	P10 pin is also used as OSD output pin OUT2. The output structure is CMOS output.			
P13/SDA1, P14/SDA2, P15/AD1/	Multi-master I ² C-BUS interface	I/O	Pins P11–P14 are used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I ² C-BUS interface is used. The output structure is N-channel open-drain output.			
INT3,	Analog input	Input	Pins P15–P17 are also used as analog input pins AD1 to AD3 respectively.			
P16/AD2, P17/AD3	External interrupt input	Input	P1s pin is also used as external interrupt input pin INT3.			
P20/SCLK, P21/SOUT,	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.			
P22/SIN, P23/TIM3, P24/TIM2,	Serial I/O synchro- nous clock input/ output	I/O	P20 pin is also used as serial I/O synchronous clock input/output pin Sclk. When using serial I/O, the output structure is N-channel open-drain output.			
P25, P26/OSC1/	Serial I/O data input	Input	P22 pin is also used as serial I/O data input pin SIN.			
XCIN, P27/OSC2/	Serial I/O data output	Output	P21 pin is also used as serial I/O data output pin Sout. When using serial I/O, the output structure is N-channel open-drain output.			
XCOUT	External clock input	Input	Pins P23, P24 are also used as external clock input pins TIM3, TIM2 respectively.			
	Clock input for OSD	Input	P26 pin is also used as OSD clock input pin OSC1. (See note 2)			
	Clock output for OSD	Output	P27 pin is also used as OSD clock output pin OSC2. The output structure is CMOS output. (See note 2)			
	Sub-clock input	Input	P26 pin is also used as sub-clock input pin XCIN.			
	Sub-clock output	Output	P27 pin is also used as sub-clock output pin XCOUT.			
P30/AD5, P31/AD6	I/O port P3	I/O	Ports P30, P31 are 2-bit I/O ports and have basically the same functions as port P0. Either CMOS output or N-channel open-drain output structure can be selected. (See note 3)			
	Analog input	Input	Pins P30, P31 are also used as analog input pins AD5, AD6 respectively.			



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PIN DESCRIPTION (continued)

Pin	Name	Input/ Output	Functions
P50/HSYNC	Input port P5	Input	Ports P50 and P51 are 2-bit input ports.
P51/VSYNC	HSYNC input	Input	Pin P50 is also used as HSYNC input. This is a horizontal synchronous signal input for OSD.
	VSYNC input	Input	Pin P51 is also used as VSYNC input. This is a vertical synchronous signal input for OSD.
P52/R, P53/G	Output port P5	Output	Ports P52–P57 are 6-bit output ports. The output structure is CMOS output.
P54/B P55/OUT1, P56, P57	OSD output	Output	Pins P52–P55 are also used as OSD output pins R, G, B, OUT1 respectively. The output structure is CMOS output.
P60-P67	Output port P6	Output	Port P6 is an 8-bit output port. The output structure is CMOS output.
CVIN	I/O for data slicer	Input	Input composite video signal through a capacitor.
VHOLD		Input	Connect a capacitor between VHOLD and Vss.
HLF			Connect a filter using of a capacitor and a resistor between HLF and Vss.

Notes 1: As shown in the memory map (Figure 5), port P0 is accessed as a memory at address 00C016 of zero page. Port P0 has the port P0 direction register (address 00C116 of zero page) which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output "L" voltage has risen, for example, because a light emitting diode was directly driven. The input pins float, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.

2: To switch pin functions, set the raster color register and OSD control register. When pins P26 and P27 are used as the OSD clock input/output pins, set the corresponding bits of the port P2 direction register to "0" (input mode).

3: To switch output structures, set bits 2 and 3 of the port P3 direction register. When "0," CMOS output; when "1," N-channel open-drain output.






Fig. 1. I/O Pin Block Diagram (1)




Fig. 2. I/O Pin Block Diagram (2)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37273MF-XXXSP uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST, SLW instruction cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

CPU Mode Register

The CPU mode register contains the stack page selection bit and internal system clock selection bit. The CPU mode register is allocated at address 00FB₁₆.




Fig. 3. CPU Mode Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

MEMORY

Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage, for stack area of subroutine calls and interrupts, and for ROM memory for correction.

ROM

ROM is used for storing user programs as well as the interrupt vector area.

RAM for OSD

RAM for display is used for specifying the character codes and colors to display.

ROM for OSD

ROM for display is used for storing character data.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

ROM Correction Memory (RAM)

This is used as the program area for ROM correction.




Fig. 4. Memory Map






Fig. 5. Memory Map of Special Function Register 1 (SFR1) (1)






Fig. 6. Memory Map of Special Function Register 1 (SFR1) (2)






Fig. 7. Memory Map of Special Function Register 2 (SFR2) (1)




Fig. 8. Internal State of Processor Status Register and Program Counter at Reset



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

INTERRUPTS

Interrupts can be caused by 17 different sources consisting of 4 external, 11 internal, 1 software, and reset. Interrupts are vectored interrupts with priorities as shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted,

- (1) The contents of the program counter and processor status register are automatically stored into the stack.
- (2) The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- (3) The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1"

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 10 to 14 shows the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0." The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 10 shows interrupt control.

Interrupt Causes

(1) VSYNC and OSD Interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The OSD interrupt occurs after character block display to the CRT is completed.

(2) INT1, INT2, INT3 Interrupts

With an external interrupt input, the system detects that the level of a pin changes from "L" to "H" or from "H" to "L," and generates an interrupt request. The input active edge can be selected by bits 0, 1 and 2 of the interrupt input polarity register (address 00DC16): when this bit is "0," a change from "L" to "H" is detected; when it is "1," a change from "H" to "L" is detected. Note that all bits are cleared to "0" at reset.

- (3) Timer 1, 2, 3 and 4 Interrupts

 An interrupt is generated by an overflow of timer 1, 2, 3 or 4.
- (4) Serial I/O Interrupt This is an interrupt request from the clock synchronous serial I/O function.
- (5) f(XIN)/4096 Interrupt This interrupt occurs regularly with a f(XIN)/4096 period. Clear bit 0 of the PWM mode register 1 to "0."
- (6) Data slicer Interrupt An interrupt occurs when slicing data is completed.
- (7) Multi-master I²C-BUS Interface Interrupt This is an interrupt request related to the multi-master I²C-BUS interface.
- (8) Timer 5 · 6 Interrupt An interrupt is generated by an overflow of timer 5 or 6. Their priorities are same, and can be switched by software.
- (9) BRK Instruction Interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).

Table 1. Interrupt Vector Addresses and Priority

Interrupt Source	Priority	Vector Addresses	Remarks
Reset	1	FFFF16, FFFE16	Non-maskable
OSD interrupt	2	FFFD16, FFFC16	
INT1 interrupt	3	FFFB16, FFFA16	Active edge selectable
Data slicer interrupt	4	FFF916, FFF816	
Serial I/O interrupt	5	FFF716, FFF616	
Timer 4 interrupt	6	FFF516, FFF416	
f(XIN)/4096 interrupt	7	FFF316, FFF216	
VSYNC interrupt	8	FFF116, FFF016	Active edge selectable
Timer 3 interrupt	9	FFEF16, FFEE16	
Timer 2 interrupt	10	FFED16, FFEC16	
Timer 1 interrupt	11	FFEB16, FFEA16	
INT3 interrupt	12	FFE916, FFE816	Active edge selectable
INT2 interrupt	13	FFE716, FFE616	Active edge selectable
Multi-master I ² C-BUS interface interrupt	14	FFE516, FFE416	
Timer 5 · 6 interrupt	15	FFE316, FFE216	Source switch by software (Note)
BRK instruction interrupt	16	FFDF16, FFDE16	Non-maskable (software interrupt)

Note: Switching a source during a program causes an unnecessary interrupt. Therefore, set a source at initializing of program.






Fig. 9. Interrupt Control




Fig. 10. Interrupt Request Register 1




Fig. 11. Interrupt Request Register 2






Fig. 12. Interrupt Control Register 1




Fig. 13. Interrupt Control Register 2




Fig. 14. Interrupt Input Polarity Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

TIMERS

The M37273MF-XXXSP has 6 timers: timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 17.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4, addresses 00EE16 and 00EF16: timers 5 and 6), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016".

(1) Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/4096 or f(XCIN)/4096
- External clock from the TIM2 pin

The count source of timer 1 is selected by setting bits 5 and 0 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 1 interrupt request occurs at timer 1 overflow.

(2) Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

(3) Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XCIN)
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 3 interrupt request occurs at timer 3 overflow.

(4) Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/2 or f(XCIN)/2
- f(XCIN)

The count source of timer 3 is selected by setting bits 1 and 4 of the timer mode register 2 (address 00F516). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

(5) Timer 5

Timer 5 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 2 overflow signal
- Timer 4 overflow signal

The count source of timer 3 is selected by setting bit 6 of timer mode register 1 (address 00F416) and bit 7 of the timer mode register 2 (address 00F516). When overflow of timer 2 or 4 is a count source for timer 5, either timer 2 or 4 functions as an 8-bit prescaler. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 5 interrupt request occurs at timer 5 overflow.

(6) Timer 6

Timer 6 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 5 overflow signal

The count source of timer 6 is selected by setting bit 7 of the timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 5 overflow signal is a count source for timer 6, the timer 5 functions as an 8-bit prescaler. Timer 6 interrupt request occurs at timer 6 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN) * /16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected.

At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN) */16 is not selected as the timer 3 count source. So set both bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716 to "0" before the execution of the STP instruction (f(XIN) */16 is selected as timer 3 count source). The internal STP state is released by timer 4 overflow in this state and the internal clock is connected.

As a result of the above procedure, the program can start under a

* : When bit 7 of the CPU mode register (CM7) is "1," f(XIN) becomes f(XCIN).

The timer-related registers is shown in Figure 15 and 16.






Fig. 15. Timer Mode Register 1




Fig. 16. Timer Mode Register 2






Fig. 17. Timer Block Diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

SERIAL I/O

The M37273MF-XXXSP has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode.

The serial I/O block diagram is shown in Figure 18. The synchronous clock I/O pin (SCLK), and data output pin (SOUT), data input pin (SIN) also functions as port P20, P21, P22 respectively.

Bit 2 of the serial I/O mode register (address 00EB16) selects whether the synchronous clock is supplied internally or externally (from the SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) or f(XCIN) is divided by 8, 16, 32, or 64. To use SOUT, SCLK, and SIN pins for serial I/O, set the corresponding bits of the port P2 direction register to "0."

The operation of the serial I/O is described below. The operation differs depending on the clock source; external clock or internal clock.




Fig. 18. Serial I/O Block Diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Internal clock: The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 00EA16), and the transfer clock goes HIGH forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the Sout pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock: When an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 500kHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 19. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- **Notes 1:** On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.
 - 2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input leve is HIGHI.




Fig. 19. Serial I/O Timing (for LSB first)



Serial I/O Mode	e Regist	<u>er</u>				
b7b6 b5 b4 b3	3 b2 b1 b0	1				
0 0	┸┼┸┼	S	erial I/O mode register (SM) [Address 00EB16]		
		В	Name	Functions	After reset	RW
		0, 1	Internal synchronous clock selection bits (SM0, SM1)	b1 b0 0 0: f(XIN)/4 or f(XCIN)/4 0 1: f(XIN)/16 or f(XCIN)/16 1 0: f(XIN)/32 or f(XCIN)/32 1 1: f(XIN)/64 or f(XCIN)/64	0	R W
		2	Synchronous clock selection bit (SM2)	0: External clock 1: Internal clock	0	R W
		3	Port function selection bit (SM3)	0: P20, P21 1: Sclk, Souт	0	RW
		4, 7	Fix these bits to "0."		0	RW
		5	Transfer direction selection bit (SM5)	0: LSB first 1: MSB first	0	RW
		6	Transfer clock input pin selection bit (SM6)	0: Input signal from S IN pin 1: Input signal from S OUT pin	0	RW

Fig. 20. Serial I/O Mode Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PWM OUTPUT FUNCTION

f(XIN) divided by 2 as a reference signal.

The M37273MF-XXXSP is equipped with six 8-bit PWMs (PWM0–PWM5). PWM0–PWM5 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4 μ s (for f(XIN) = 8 MHz) and repeat period of 1024 μ s (for f(XIN) = 8 MHz). Figure 21 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to PWM0–PWM5 using

(1) Data Setting

When outputting PWM0–PWM5, set 8-bit output data to the PWMi register (i means 0 to 5; addresses 020016 to 020516).

(2) Transmitting Data from Register to PWM circuit

Data transfer from the 8-bit PWM register to the 8-bit PWM circuit is executed at writing data to the register.

The signal output from the 8-bit PWM output pin corresponds to the contents of this register.

(3) Operating of 8-bit PWM

The following explains PWM operation.

First, set the bit 0 of PWM mode register 1 (address 020816) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM5 are also used as pins P00–P05. Set the corresponding bits of the port P0 direction register to "1" (output mode). And select each output polarity by bit 3 of PWM mode register 1 (address 020816). Then, set bits 5 to 0 of PWM mode register 2 (address 020916) to "1" (PWM output).

The PWM waveform is output from the PWM output pins by setting these registers.

Figure 22 shows the 8-bit PWM timing. One cycle (T) is composed of 256 (28) segments. The 8 kinds of pulses relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 22 (a). The 8-bit PWM outputs waveform which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are shown in Figure 22 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely HIGH cannot be output, i.e. 256/256.

(4) Output after Reset

At reset, the output of ports P00–P05 is in the high-impedance state, and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.







Fig. 21. PWM Block Diagram








Fig. 23. PWM Mode Register 1




Fig. 24. PWM Mode Register 2



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

A-D COMPARATOR

A-D comparator consists of 6-bit D-A converter and comparator. A-D comparator block diagram is shown in Figure 25.

The reference voltage "Vref" for D-A conversion is set by bits 0 to 5 of the A-D control register 2 (address 00ED16).

The comparison result of the analog input voltage and the reference voltage "Vref" is stored in bit 4 of the A-D control register (address 00EC₁₆).

For A-D comparison, set "0" to corresponding bits of the direction register to use ports as analog input pins. Write the data for select of analog input pins to bits 0 to 2 of the A-D control register 1 and write the digital value corresponding to Vref to be compared to the bits 0 to 5 A-D control register 2. The voltage comparison starts by writing to the A-D control register 2, and it is completed after 16 machine cycles (NOP instruction X 8).




Fig. 25. A-D Comparator Block Diagram




Fig. 26. A-D Control Register 1






Fig. 27. A-D Control Register 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

DATA SLICER

The M37273MF-XXXSP includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync chip's polarity negative is input to the CVIN pin.

When the data slicer function is not used, the data slicer circuit and the timing signal generating circuit can be cut off by setting bit 0 of the data slicer control register 1 (address 00E016) to "0." These settings can realize the low-power dissipation.




Fig. 28. Data Slicer Block Diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(1) Notes When not Using Data Slicer

When bit 0 of data slicer control register 1 (address 00E016) is "0," terminate the pins as shown in Figure 29.




Fig. 29. Termination of Data Slicer Input/Output Pins when Data Slicer Circuit and Timing Generating Circuit Is in OFF State

When both bits 0 and 2 of data slicer control register 1 (address 00E016) are "1," terminate the pins as shown in Figure 30.




Fig. 30. Termination of Data Slicer Input/Output Pins when Timing Signal Generating Circuit Is in ON State



Figure 31 shows the structure of the data slicer control registers.




Fig. 31. Data Slicer Control Register 1




Fig. 32. Data Slicer Control Register 2



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(2) Clamping Circuit and Low-pass Filter

The clamp circuit clamps the sync chip part of the composite video signal input from the CVIN pin. The low-pass filter attenuates the noise of clamped composite video signal. The CVIN pin to which composite video signal is input requires a capacitor (0.1 μ F) coupling outside. Pull down the CVIN pin with a resistor of hundreds of kiloohms to 1 $M\Omega$. In addition, we recommend to install externally a simple lowpass filter using a resistor and a capacitor at the CVIN pin (refer to Figure 28).

(3) Sync Slice Circuit

This circuit takes out a composite sync signal from the output signal of the low-pass filter.

(4) Synchronous Signal Separation Circuit

This circuit separates a horizontal synchronous signal and a vertical synchronous signal from the composite sync signal taken out in the sync slice circuit.

① Horizontal Synchronous Signal (Hsep)

A one-shot horizontal synchronizing signal Hsep is generated at the falling edge of the composite sync signal.

2 Vertical Synchronous Signal (Vsep)

As a V_{sep} signal generating method, it is possible to select one of the following 2 methods by using bit 4 of the data slicer control register 2 (address 00E116).

•Method 1 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, a Vsep signal is generated in synchronization with the rising of the timing signal immediately after this "L" level.

•Method 2 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the "L" level period of the timing signal immediately after this "L" level. If a falling exists, a V_{sep} signal is generated in synchronization with the rising of the timing signal (refer to Figure 33).

Figure 33 shows a V_{sep} generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.

Reading bit 5 of data slicer control register 2 permits determinating the shape of the V-pulse portion of the composite sync signal. As shown in Figure 34, when the A level matches the B level, this bit is "0." In the case of a mismatch, the bit is "1."




Fig. 33. Vsep Generating Timing (method 2)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(5) Timing Signal Generating Circuit

This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 1 (address 00E016) to "1."

The reference clock can be used as a display clock for OSD function in addition to the data slicer. The HSYNC signal can be used as a count source instead of the composite sync signal. However, when the HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 2 of data slicer control register 1 (address 00E016).

For the pins HLF, connect a resistor and a capacitor as shown in Figure 28. Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be generated.

Note: It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals, H_{sep} signals and V_{sep} signals become unstable. For this reason, take stabilization time into consideration when programming.




Fig. 34. Determination of V-pulse Waveform



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(6) Data Slice Line Specification Circuit

① Specification of Data Slice Line

This circuit decides a line on which caption data is superimposed. The line 21 (fixed), 1 appropriate line for a period of 1 field (total 2 line for a period of 1 field), and both fields (F1 and F2) are sliced their data. The caption position register (address 00E616) is used for each setting (refer to Table 3).

The counter is reset at the falling edge of V_{sep} and is incremented by 1 every H_{sep} pulse. When the counter value matched the value specified by bits 4 to 0 of the caption position register, this H_{sep} is sliced

The values of "0016" to "1F16" can be set in the caption position register (at setting only 1 appropriate line). Figure 35 shows the signals in the vertical blanking interval. Figure 36 shows the structure of the caption position register.

② Specification of Line to Set Slice Voltage

The reference voltage for slicing (slice voltage) is generated for the clock run-in pulse in the particular line (refer to Table 2). The field to generate slice voltage is specified by bit 1 of data slicer control register 1. The line to generate slice voltage 1 field is specified by bits 6, 7 of the caption position register (refer to Table 2).

③ Field Determination

The field determination flag can be read out by bit 3 of data slicer control register 2. This flag charge at the falling edge of V_{Sep}.




Fig. 35. Signals in Vertical Blanking Interval



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 36. Caption Position Register

Table 2. Specification of Data Slice Line

CI	PS	Field and Line to Be Sliced Data	Field and Line to Generate Slice Voltage
b7	b6	rield and Line to be Silced Data	rield and Line to Generate Slice Voltage
0	0	Both fields of F1 and F2 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)	Field specified by bit 1 of DSC1 Line 21 (total 1 line)
0	1	Both fields of F1 and F2 A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)	Field specified by bit 1 of DSC1 A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)
1	0	Both fields of F1 and F2 Line 21 (total 1 line)	Field specified by bit 1 of DSC1 Line 21 (total 1 line)
1	1	Both fields of F1 and F2 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)	 Field specified by bit 1 of DSC1 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)

Notes 1: DSC is data slicer control register 1.

CPS is caption position register.

- 2: Set "0016" to "1D16" to bits 4 to 0 of CPS.
- 3: Set "0016" to "1F16" to bits 4 to 0 of CPS.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(7) Reference Voltage Generating Circuit and Comparator

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.

- ① Reference Voltage Generating Circuit
 - This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in pulse in line specified by the data slice line specification circuit. Connect a capacitor between the VHOLD pin and the Vss pin, and make the length of wiring as short as possible so that a leakage current may not be generated.
- 2 Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.

(8) Start Bit Detecting Circuit

This circuit detects a start bit at line decided in the data slice line specification circuit.

The detection of a start bit is described below.

- A sampling clock is generated by dividing the reference clock output by the timing signal.
- ② A clock run-in pulse is detected by the sampling clock.
- ③ After detection of the pulse, a start bit pattern is detected from the comparator output.

(9) Clock run-in Determination Circuit

This circuit determinates clock run-in by counting the number of pulses in a window of the composite video signal.

The reference clock count value in one pulse cycle is stored in bits 3 to 7 of the clock run-in detect register (address 00E416). Read out these bits after the occurrence of a data slicer interrupt (refer to (12) Interrupt Request Generating Circuit).

Figure 37 shows the structure of clock run-in detect register.




Fig. 37. Clock Run-in Detect Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(10) Data clock generating circuit

This circuit generates a data clock synchronized with the start bit detected in the start bit detecting circuit. The data clock stores caption data to the 16-bit shift register. When the 16-bit data has been stored and the clock run-in determination circuit determines clock run-in, the caption data latch completion flag is set. This flag is reset at a falling of the vertical synchronous signal (Vsep).




Fig. 38. Data Clock Position Register

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(11) 16-bit Shift Register

The caption data converted into a digital value by the comparator is stored into the 16-bit shift register in synchronization with the data clock. The contents of the high-order 8 bits of the stored caption data can be obtained by reading out data register 2 (address 00E316) and data register 4 (address 00CF16). The contents of the low-order 8 bits can be obtained by reading out data register 1 (address 00E216) and data register 3 (address 00CE16), respectively. These registers are reset to "0" at a falling of Vsep. Read out data registers 1 and 2 after the occurrence of a data slicer interrupt (refer to (12) Interrupt Request Generating Circuit).

(12) Interrupt Request Generating Circuit

The interrupt requests as shown in Table 4 are generated by combination of the following bits; bits 6 and 7 of the caption position register (address 00E616). Read out the contents of data registers 1 to 4 and the contents of bits 3 to 7 of the clock run-in detect register after the occurrence of a data slicer interrupt request.

Table 3. Contents of Caption Data Latch Completion Flag and 16-bit Shift Register

Slice Line Spe	cification Mode	Contents of Caption Data	a Latch Completion Flag	Contents of 16-bit Shift Register			
CPS		Completion Flag 1	Completion Flag 2	Caption Data Registers 1, 2	Caption Data		
bit 7	bit 6	(bit 0 of DSC2)	(bit 0 of DSC2) (bit 5 of CPS)		Registers 3, 4		
0	0	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS		
0	1	A line specified by bits 4 to 0 of CPS	Invalid	16-bit data of a line specified by bits 4 to 0 of CPS	Invalid		
1	0	Line 21	Invalid	16-bit data of line 21	Invalid		
1	1	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS		

CPS: Caption position register DSC2: Data slicer control register 2

Table 4. Occurence Sources of Interrupt Request

CPS		Occurence Souces of Interrupt Request at End of Data Slice Line
b7	b6	Occurence Souces of Interrupt Request at Life of Data Silice Line
	0	After slicing line 21
U	1	After a line specified by bits 4 to 0 of CPS
1	0	After slicing line 21
ı	1	After slicing line 21

CPS: Caption position register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(13) Synchronous Signal Counter

The synchronous signal counter counts the composite sync signal taken out from a video signal in the data slicer circuit or the vertical synchronous signal V_{Sep} as a count source.

The count value in a certain time (T time) generated by $f(XIN)/2^{13}$ or $f(XIN)/2^{13}$ is stored into the 5-bit latch. Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "1F16," "1F16" is stored into the latch.

The latch value can be obtained by reading out the sync pulse counter register (address 00E916). A count source is selected by bit 5 of the sync pulse counter register.

The synchronous signal counter is used when bit 0 of PWM mode register 1 (address 020816).

Figure 39 shows the structure of the sync pulse counter and Figure 40 shows the synchronous signal counter block diagram.




Fig. 39. Sync Pulse Counter Register




Fig. 40. Synchronous Signal Counter Block Diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

MULTI-MASTER I2C-BUS INTERFACE

The multi-master I²C-BUS interface is a serial communications circuit, conforming to the Philips I²C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications. Figure 41 shows a block diagram of the multi-master I²C-BUS interface and Table 5 shows multi-master I²C-BUS interface functions. This multi-master I²C-BUS interface consists of the I²C address register, the I²C data shift register, the I²C clock control register, the I²C control register, the I²C status register and other control circuits.

Table 5. Multi-master I²C-BUS Interface Functions

Item	Function
Format	In conformity with Philips I ² C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I ² C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at φ = 4 MHz)

 ϕ : System clock = f(XIN)/2

Note: We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I²C control register at address 00F9₁₆) for connections between the I²C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 41. Block Diagram of Multi-master I²C-BUS Interface



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(1) I²C Data Shift Register

The I^2C data shift register (S0 : address 00F616) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The I^2C data shift register is in a write enable status only when the ESO bit of the I^2C control register (address 00F916) is "1." The bit counter is reset by a write instruction to the I^2C data shift register. When both the ESO bit and the MST bit of the I^2C status register (address 00F816) are "1," the SCL is output by a write instruction to the I^2C data shift register. Reading data from the I^2C data shift register is always enabled regardless of the ESO bit value.

Note: To write data into the I²C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.




Fig. 42. I²C Data Shift Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(2) I²C Address Register

The I²C address register (address 00F716) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.

■ Bit 0: Read/Write Bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the $\rm I^2C$ address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

■ Bits 1 to 7: Slave Address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 43. I²C Address Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(3) I²C Clock Control Register

The I²C clock control register (address 00FA16) is used to set ACK control, SCL mode and SCL frequency.

■ Bits 0 to 4: SCL Frequency Control Bits (CCR0-CCR4)

These bits control the SCL frequency. Refer to Table 7.

■ Bit 5: SCL Mode Specification Bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

■ Bit 6: ACK Bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

*ACK clock: Clock for acknowledgment

■ Bit 7: ACK Clock Bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the I²C clock control register during transmission. If data is written during transmission, the I²C clock generator is reset, so that data cannot be transmitted normally.




Fig. 44. I²C Clock Control Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(4) I²C Control Register

The I²C control register (address 00F9₁₆) controls the data communication format.

■ Bits 0 to 2: Bit Counter (BC0–BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

■ Bit 3: I²C Interface Use Enable Bit (ESO)

This bit enables usage of the multi-master I²C BUS interface. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I²C status register at address 00F816).
- Writing data to the I²C data shift register (address 00F616) is disabled.

■ Bit 4: Data Format Selection Bit (ALS)


This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "(5) I²C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

■ Bit 5: Addressing Format Selection Bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I²C address register (address 00F716) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the I²C address register are compared with address data.

■ Bits 6 and 7: Connection Control Bits between I²C-BUS Interface and Ports (BSEL0, BSEL1)

These bits controls the connection between SCL and ports or SDA and ports (refer to Figure 45).



Note: When using multi-master I²C-BUS interface, set bits 3 and 4 of the serial I/O mode register (address 021316) to "1." Moreover, set the corresponding direction register to "1" to use the port as multi-master I²C-BUS interface.

Fig. 45. Connection Port Control by BSEL0 and BSEL1




Fig. 46. I²C Control Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(5) I²C Status Register

The I^2C status register (address 00F816) controls the I^2C -BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

■ Bit 0: Last Receive Bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I^2C data shift register (address 00F616).

■ Bit 1: General Call Detecting Flag (AD0)

This bit is set to "1" when a general call* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

*General call: The master transmits the general call address "0016" to all slaves.

■ Bit 2: Slave Address Comparison Flag (AAS)

This flag indicates a comparison result of address data.

- ① In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.
 - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I²C address register (address 00F7₁₆).
 - •A general call is received.
- ② In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.
 - •When the address data is compared with the I²C address register (8 bits consists of slave address and RBW), the first bytes match.
- The state of this bit is changed from "1" to "0" by executing a write instruction to the I²C data shift register (address 00F6₁₆).
- Bit 3: Arbitration Lost* Detecting Flag (AL)

In the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

*Arbitration lost: The status in which communication as a master is disabled

■ Bit 4: I²C-BUS Interface Interrupt Request Bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 48 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in any one of the following conditions.

- Executing a write instruction to the I²C data shift register (address 00F616).
- When the ES0 bit is "0"
- At reset

The conditions in which the PIN bit is set to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception
- Bit 5: Bus Busy Flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (Note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ES0 bit of the I^2C control register (address 00F916) is "0" and at reset, the BB flag is kept in the "0" state.

■ Bit 6: Communication Mode Specification Bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I^2C control register (address 00F916) is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit ($R\overline{W}$ bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the $R\overline{W}$ bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- •When arbitration lost is detected.
- When a STOP condition is detected.
- When occurrence of a START condition is disabled by the START condition duplication prevention function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

■ Bit 7: Communication Mode Specification Bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- When a STOP condition is detected.
- When occurrence of a START condition is disabled by the START condition duplication preventing function (Note).
- At reset

Note: The START condition duplication prevention function disables the START condition generation, reset of bit counter reset, and SCL output, when the following condition is satisfied:

• a START condition is set by another master device.




Fig. 47. I²C Status Register




Fig. 48. Interrupt Request Signal Generation Timing



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(6) START Condition Generation Method

When the ESO bit of the I²C control register (address 00F916) is "1," execute a write instruction to the I²C status register (address 00F816) to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 49 for the START condition generation timing diagram, and Table 8 for the START condition/STOP condition generation timing table.




Fig. 49. START Condition Generation Timing Diagram

(7) RESTART Condition Generation Method

To generate the RESTART condition, take the following sequence:

- ① Set "2016" to the I²C status register (S1).
- ② Write a transmit data to the I²C data shift register.

<Example of Setting of RESTART Condition>

 I^2C status register ; S1 = 2016

I²C data shift register; S0 = transmit data after restart

 I^2C status register ; S1 = F0₁₆

(8) STOP Condition Generation Method

When the ES0 bit of the I^2C control register (address 00F916) is "1," execute a write instruction to the I^2C status register (address 00F816) for setting the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 50 for the STOP condition generation timing diagram, and Table 6 for the START condition/STOP condition generation timing table.




Fig. 50. STOP Condition Generation Timing Diagram

Table 6. START Condition/STOP Condition Generation Timing

Item	Standard Clock Mode	High-speed Clock Mode
Setup time	5.0 μs (20 cycles)	2.5 μs (10 cycles)
Hold time	5.0 μs (20 cycles)	2.5 μs (10 cycles)
Set/reset time for BB flag	3.0 μs (12 cycles)	1.5 μs (6 cycles)

Note: Absolute time at $\phi = 4$ MHz. The value in parentheses denotes the number of ϕ cycles.

(9) START/STOP Condition Detect Conditions

The START/STOP condition detect conditions are shown in Figure 51 and Table 7. Only when the 3 conditions of Table 7 are satisfied, a START/STOP condition can be detected.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "IICIRQ" is generated to the CPU.




Fig. 51. START Condition/STOP Condition Detect Timing Diagram

Table 7. START Condition/STOP Condition Detect Conditions

Standard Clock Mode	High-speed Clock Mode		
6.5 μs (26 cycles) < SCL	1.0 μs (4 cycles) < SCL		
release time	release time		
$3.25 \mu s$ (13 cycles) < Setup time	0.5 μs (2 cycles) < Setup time		
$3.25 \mu s$ (13 cycles) < Hold time	0.5 μs (2 cycles) < Hold time		

Note: Absolute time at ϕ = 4 MHz. The value in parentheses denotes the number of ϕ cycles.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(10) Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

① 7-bit addressing format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the I^2C control register (address 00F916) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I^2C address register (address 00F716). At the time of this comparison, address comparison of the RBW bit of the I^2C address register (address 00F716) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 52, (1) and (2).

2 10-bit addressing format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the I 2 C control register (address 00F916) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the I 2 C address register (address 00F716). At the time of this comparison, an address comparison between the RBW bit of the I 2 C address register (address 00F716) and the R 2 W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the R 2 W bit which is the last bit of the address data not only specifies the direction of communication for control data but also is processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the I^2C status register (address 00F816) is set to "1." After the second-byte address data is stored into the I^2C data shift register (address 00F616), make an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd bytes matches the slave address, set the RBW bit of the I^2C address register (address 00F716) to "1" by software. This processing can match the 7-bit slave address and R/\overline{W} data, which are received after a RESTART condition is detected, with the value of the I^2C address register (address 00F716). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 52, (3) and (4).

(11) Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I^2 C clock control register (address 00FA16).
- Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- Set the address data of the destination of transmission in the high-order 7 bits of the I²C data shift register (address 00F616) and set "0" in the least significant bit.
- Set "F016" in the I²C status register (address 00F816) to generate
 a START condition. At this time, an SCL for 1 byte and an ACK
 clock automatically occurs.

- Set transmit data in the I²C data shift register (address 00F616). At this time, an SCL and an ACK clock automatically occurs.
- $\ \,$ When transmitting control data of more than 1 byte, repeat step $\ \,$
- Set "D016" in the I²C status register (address 00F816). After this, if ACK is not returned or transmission ends, a STOP condition will be generated.

(12) Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode, using the addressing format, is shown below.

- Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ② Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the I^2C clock control register (address 00FA16).
- Set "1016" in the I²C status register (address 00F816) and hold the SCL at the HIGH.
- Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- When a START condition is received, an address comparison is made.
- When all transmitted addresses are "0" (general call): AD0 of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
 - •When the transmitted addresses match the address set in ①: AAS of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
 - •In the cases other than the above :

 AD0 and AAS of the I²C status register (address 00F816) are set to "0" and no interrupt request signal occurs.
- ② Set dummy data in the I²C data shift register (address 00F6₁₆).
- $\ensuremath{\$}$ When receiving control data of more than 1 byte, repeat step $\ensuremath{\Im}$.
- When a STOP condition is detected, the communication ends.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

S	Slave address	R/W	Α	Data	Α	Data	a A/Ā	ĀP								
(1) A ı	7 bits master-transmitte	"0" er trans		1 to 8 bits lata to a sl		1 to 8 to ceiver	oits									
S	Slave address	R/W	А	Data	А	Data	Ā	Р								
(2) A ı	7 bits "1" 1 to 8 bits 1 to 8 bits 2) A master-receiver receives data from a slave-transmitter															
S	Slave address 1st 7 bits	R/W	Α	Slave add	dress	А	Data	A	Data	a A	/Ā	Р				
(3) A ı	7 bits master-transmitte	"0" er trans	mits d	8 bit lata to a sl	-		1 to 8 b with a 1		1 to 8 l Iress	oits						
	Slave address 1st 7 bits	R/W	А	Slave add	dress	А		Slave add		R/W	Da	ıta	Α	Data	Ā	Р
s	7 bits "0" 8 bits 7 bits "1" 1 to 8 bits 1 to 8 bits 1) A master-receiver receives data from a slave-transmitter with a 10-bit address															
		•	s data			nsmitte	er with a									

Fig. 52. Address Data Communication Format

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

OSD FUNCTIONS

Table 8 outlines the OSD functions of the M37273MF-XXXSP. The M37273MF-XXXSP incorporates an OSD circuit of 32 characters X 2 lines. There are 2 display modes and they are selected by a block unit. The display modes are selected by bits 0 and 1 of block control register i (i = 1 and 2).

The features of each mode are described below.

Table 8. Features of Each Display Mode

Parameter		Displa	y Mode			
		CC Mode (Closed caption mode)	OSD Mode (Border OFF) (On-screen display mode)			
Number of	display characters	32 characters X 2 lines				
Character display area		16 X 26 dots	16 X 20 dots			
Kinds of ch	naracters	254	kinds			
Kinds of character sizes		1 kind	8 kinds			
	Pre-divide ratio (Note)	X 2 (fixed)	X 2, X 3			
	Dot size	1Tc X 1/2H	1Tc X 1/2H, 1Tc X 1H, 2Tc X 2H, 3Tc X 3H			
Attribute		Smooth italic, under line, flash Border (black)				
Character	font coloring	1 screen : 7 kinds, Max. 7 kinds (a character unit)				
Raster cold	oring	Possible (a screen unit, max. 7 kinds)				
Character	background coloring		Possible (a character unit, 1 screen : 7 kinds, max. 7 kinds)			
OSD outpu	ut	R, G, B, O	UT1, OUT2			
Function		Auto solid space function Window function				
Display ex	pansion (multiline display)	Pos	sible			

Notes 1: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.

2: The character size is specified with dot size and pre-divide ratio (refer to (2) Dote size).



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The OSD circuit has an extended display mode. This mode allows multiple lines (3 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 53 shows the configuration of OSD character. Figure 54 shows the block diagram of the OSD circuit. Figure 55 shows the OSD control register. Figure 56 shows the block control register.




Fig. 53. Configuration of OSD Character Display Area

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 54. Block Diagram of OSD Circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 55. OSD Control Register




Fig. 56. Block Control Registers



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(1) Display Position

The display positions of characters are specified in units called a "block." There are 2 blocks, blocks 1 and 2. Up to 32 characters can be displayed in each block (refer to (5) Memory for OSD).

The display position of each block can be set in both horizontal and vertical directions by software.

The display position in the horizontal direction can be selected for all blocks in common from 128-step display positions in units of 4 Tosc (Tosc = OSD oscillation cycle).

The display position in the vertical direction for each block can be selected from 512-step display positions in units of 1 TH (TH = HSYNC cycle).

Blocks are displayed in conformance with the following rules:

- ① When the display position of block 1 is overlapped with that of block 2 (Figure 57, (b)), the block 1 is displayed on the front.
- When another block display position appears while one block is displayed (Figure 57, (c)), the block with a larger set value as the vertical display start position is displayed.




Fig. 57. Display Position



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The display position in the vertical direction is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the I/O polarity control register (address 00D816).




Fig. 58. Supplement Explanation for Display Position

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The vertical position for each block can be set in 512 steps (where each step is 1TH (TH: HSYNC cycle)) as values "0016" to "FF16" in vertical position register i (i = 1 and 2) (addresses 00D416 and 00D516) and values "0" or "1" in bit 6 of block control register i (i = 1 and 2) (addresses 00D216 and 00D316). The structure of the vertical position registers is shown in Figure 59.




Fig. 59. Vertical Position Registers

The horizontal position is common to all blocks, and can be set in 128 steps (where 1 step is 4Tosc, Tosc being the oscillating cycle for display) as values "0016" to "FF16" in bits 0 to 6 of the horizontal position register (address 00D116). The structure of the horizontal position register is shown in Figure 60.




Fig. 60. Horizontal Position Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

- Notes 1: 1Tc (Tc: OSD clock cycle divided by prescaler) gap occurs between the horizontal display start position set by the horizontal position register and the most left dot of the 1st block. Accordingly, when 2 blocks have different predivide ratios, their horizontal display start position will not match.
 - 2: The horizontal start position is based on the OSD clock source cycle selected for each block. Accordingly, when 2 blocks have different OSD clock source cycles, their horizontal display start position will not match.
- 3: When setting "0016" to the horizontal position register, it needs approximately 62Tosc (= Tdef) interval from a rising edge (when negative polarity is selected) of HSYNC signal to the horizontal display start position.




Fig. 61. Notes on Horizontal Display Start Position



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(2) Dot Size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit: the clock gained by dividing the OSD clock source (data slicer clock, OSC1) in the pre-divide circuit. The clock cycle divided in the pre-divide circuit is defined as 1Tc.

The dot size of each block is specified by bits 2 to 4 of the block control register i.

Refer to Figure 56 (the structure of the block control register i).

The block diagram of dot size control circuit is shown in Figure 62.




Fig. 62. Block Diagram of Dot Size Control Circuit




Fig. 63. Definition of Dot Sizes



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(3) Clock for OSD

Às a clock for display to be used for OSD, it is possible to select one of the following 3 types.

- Data slicer clock output from the data slicer (approximately 26 MHz)
- OSC1 clock supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator or the LC oscillator from the pins OSC1 and OSC2

This OSD clock for each block can be selected by the following bits: bit 7 of the raster color register (address 00D916), bits 3 to 6 of the clock source control register (addresses 00D016). A variety of character sizes can be obtained by combining dot sizes with OSD clocks. When not using the pins OSC1 and OSC2 for the OSD clock I/O pins, the pins can be used as sub-clock I/O pins or port P2.

Table 9. Setting for P26/OSC1/XcIN, P27/OSC2/Xcout

Fur	nction	OSD clock I/O Pin	Sub-clock I/O Pin	I/O Port	
b7 of raster color		0	0	1	
register					
OSD control	b6	1	0	1	
register b5		0	0	0	




Fig. 64. Block Diagram of OSD Selection Circuit



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(4) Field Determination Display

To display the block with vertical dot size of 1/2H, whether an even field or an odd field is determined through differences in a synchronizing signal waveform of interlacing system. The dot line 0 or 1 (refer to Figure 66) corresponding to the field is displayed alternately. In the following, the field determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A field determination is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the VSYNC control signal (refer to Figure 58) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as even field. When the time is shorter, it is regarded as odd field

The contents of this field can be read out by the field determination flag (bit 6 of the I/O polarity control register at address 00D816). A dot line is specified by bit 5 of the I/O polarity control register (refer to Figure 66).

However, the field determination flag read out from the CPU is fixed to "0" at even field or "1" at odd field, regardless of bit 5.





Fig. 65. I/O Polarity Control Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER



OSD ROM font configuration diagram

Note: The field determination flag changes at a rising edge of the V sync control signal (negative-polarity input) in the microcomputer.

Fig. 66. Relation between Field Determination Flag and Display Font



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(5) Memory for OSD

There are 2 types of memory for OSD: ROM for OSD (addresses 1140016 to 13BFF16) used to store character dot data (masked) and RAM for OSD (addresses 080016 to 087F16) used to specify the characters and colors to be displayed. The following describes each type of memory.

① ROM for OSD (addresses 1140016 to 13BFF16)

The ROM for OSD contains dot pattern data for characters to be displayed. To actually display the character code stored in this ROM, it is necessary to specify them by writing the character code inherent to each character (code determined based on the addresses in the ROM for OSD) into the RAM for OSD.

Data of the character font is specified shown in Figure 67.


OSD ROM address of character font data

OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number/character code/font bit	1	0	0		Lin	e num	ber				Ch	aracte	r code				Font bit

Line number = " $0A_16$ " to " $1D_{16}$ "

Character code = "0016" to "FF16" ("7F16" and "8016" cannot be used)

Font bit = 0 : left font 1 : right font



Character font

Fig. 67. OSD Character Data Storing Form



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Notes 1: The 80-byte addresses corresponding to the character code "7F16" and "8016" in OSD ROM are the test data storing area. Set "FF16" to the area. (We stores the test data to this area and the different data from "FF16" is stored for the actual products.)

The test data storing area : addresses $1100016 + (4 + 2n) \times 10016 + FE16$ to $1100016 + (5 + 2n) \times 10016 + 0116$ (n = 0 to 19)

addresses 114FE16 to 1150116 addresses 116FE16 to 1170116 : addresses 138FE16 to 1390116 addresses 13AFE16 to 13B0116

2 : The character code "0916" is used for "transparent space" when displaying Closed Caption.

Therefore, set "0016" to the 40-byte addresses corresponding to the character code "0916."

The transparent space font data storing area:

addresses 1100016 + (4 + 2n) X 10016 + 1216 to 1100016 + (4 + 2n) X 10016 + 1316 (n = 0 to 19)

addresses 1141216 and 1141316 addresses 1161216 and 1161316 : addresses 1381216 and 1381316 addresses 13A1216 and 13A1316

② RAM for OSD (addresses 080016 to 087F16)

The RAM for OSD is allocated at addresses 080016 to 087F16, and is divided into a display character code specification part, color code 1 specification part, and color code 2 specification part for each block. Table 13 shows the contents of the RAM for OSD.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 080016, write the color code 1 at 082016.


The structure of the RAM for OSD is shown in Figure 68.

Table 10. Contents of OSD RAM

Block	Display Position (from left)	Character Code Specification	Color Code Specification
	1st character	080016	082016
	2nd character	080116	082116
	3rd character	080216	082216
Block 1	:	:	:
	30th character	081D ₁₆	083D16
	31st character	081E ₁₆	083E ₁₆
	32nd character	081F ₁₆	083F ₁₆
	1st character	084016	086016
	2nd character	084116	086116
	3rd character	084216	086216
Block 2	:	:	:
2.002	30th character	085D16	087D16
	31st character	085E16	087E16
Γ	32nd character	085F16	087F ₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER



5	CC mode		OSD	mode
Bit	Bit name	Function	Bit name	Function
RF0				
RF1				
RF2		0 17 11 1		0 10 11 1
RF3	Q1	Specification of		Specification of
RF4	Character code	character code in	Character code	character code in
RF5		OSD ROM		OSD ROM
RF6				
RF7				
RA0	Control of	0: Color signal output OFF	Control of	0: Color signal output OFF
	character color R	1: Color signal output ON	character color R	1: Color signal output ON
RA1	Control of		Control of	
	character color G		character color G	
RA2	Control of		Control of	
	character color B		character color B	
RA3	OUT1/OUT2 control	(Note 2)	OUT1/OUT2 control	(Note 2)
RA4	Flash control	0: Flash OFF	Control of	0: Color signal output OFF
		1: Flash ON	background color R	1: Color signal output ON
RA5	Underline control	0: Underline OFF	Control of	
		1: Underline ON	background color G	
RA6	Italic control	0: Italic OFF	Control of	
		1: Italic ON	background color B	

Notes 1: Read value of bits 7 of the color code is "0."

2: For OUT1/OUT2 control, refer to "(8) OUT1/OUT2 signal."

3: "7F16" and "8016" cannot be used as character code.

Fig. 68. OSD RAM

(6) Character color

The color for each character is displayed by the color code. The kinds and specification method of character color are different depending on each mode.

● CC mode \7 kinds

 OSD mode Specified by bits 0 (R), 1 (G), and 2 (B) of the color code

(7) Character background color

The character background color can be displayed in the character display area only in the OSD mode. The character background color for each character is specified by the color code. The kinds and specification method of character background color are different depending on each mode.

OSD mode 7 kinds

Specified by bits 4 (R), 5 (G), and 6 (B) of the color code

Note: The character background color is displayed in the following

(character display area)–(character font)–(border).

Accordingly, the character background color does not mix with these color signal.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(8) OUT1, OUT2 signals

The OUT1, OUT2 signals are used to control the luminance of the video signal. The output waveform of the OUT1, OUT2 signals is controlled by display mode, bit 3 (RA3) of color code (refer to Figure 65), bit 5 of the block control register i (refer to Figure 54). The set-

ting values for controlling OUT1, OUT2 and the corresponding output waveform is shown in Figure 69.

Note: When OUT2 signal is output, set bit 7 of OSD port control register to "1."




Fig. 69. Setting Value for Controlling OUT1, OUT2 and Corresponding Output Waveform



2: When the automatic solid space function is OFF in the CC mode, AREA outputs according to bit 3 of color code.

When it is ON, the solid space is automatically output by a character code regardless of RA3.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(9) Attribute

The attributes (border, flash, underline, italic) are controlled to the character font. The attributes for each character are specified by the color code (refer to Figure 68). The attributes to be controlled are different depending on each mode.

CC modeFlash, underline, italic

OSD mode Border

① Under line

The underline is output at the 23th and 24th dots in vertical direction only in the CC mode. The underline is controlled by bit 5 of the color code. The color of underline is the same color as that of the character font.

② Flash

The parts of the character font, the underline, and the character background are flashed only in the CC mode. The color signals (R, G, B, OUT1) of the character font and the underline are controlled by bit 5 of the color code. The character font part (solid box) is not flashed. The flash cycle bases on the VSYNC count.

- VSYNC cycle X 48 = 800 ms (at display ON)
- VSYNC cycle X 16 = 267 ms (at display OFF)

3 Italic

The italic is made by slanting the font stored in OSD ROM to the right only in the CC mode. The italic is controlled by bit 6 of the color code.

The display example of the italic and underline is shown in Figure 70. In this case, "R" is displayed.

- Notes 1: When setting both the italic and the flash, the italic character flashes.
 - 2: The adjacent character (one side or both side) to an italic character is displayed in italic even when the character is not specified to display in italic (refer to Figure 71).



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 70. Example of Attribute Display (in CC Mode)




Fig. 71. Example of Italic Display



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

4 Border

The border is output around of character font (all bordered) in the OSD mode. The border ON/OFF is controlled by bit 0 and 1 of the block control register i (refer to Figure 56).

The OUT1 signal is used for border output.

The horizontal size (x) of border is 1Tc (OSD clock cycle divided in the pre-divide circuit) regardless of the character font dot size. The vertical size (y) different depending on the screen scan mode and the vertical dot size of character font.

Notes 1 : The border dot area is the shaded area as shown in Figure 72

2: When the border dot overlaps on the next character font, the character font has priority (refer to Figure 74 A). When the border dot overlaps on the next character back ground, the border has priority (refer to Figure 74 B).




Fig. 72. Example of Border Display




Fig. 73. Horizontal and Vertical Size of Border



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 74. Border Priority

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(10) Multiline Display

The M37273MF-XXXSP can ordinarily display 2 lines on the CRT screen by displaying 2 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD interrupts.

An OSD interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block.

- Notes 1: An OSD interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register (addresses 00D216, 00D316), an OSD interrupt request does not occur (refer to Figure 75 (A)).
 - 2: When another block display appeares while one block is displayed, an OSD interrupt request occurs only once at the end of the another block display (refer to Figure 75 (B)).
 - **3:** On the screen setting window, an OSD interrupt occurs even at the end of the CC mode block (off display) out of window (refer to Figure 75 (C)).




Fig. 75. Note on Occurence of OSD Interrupt



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(11) Automatic Solid Space Function

This function generates automatically the solid space (OUT1 or OUT2 blank output) of the character area in the CC mode.

The solid space is output in the following area:

- the character area except character code "0916"
- the character area on the left and right sides of character code "0916"

This function is turned on and off by bit 1 of the OSD control register (refer to Figure 55).




Fig. 76. Display Screen Example of Automatic Solid Space

Note: The character code "0916" is used for "transparent space" when displaying Closed Caption.

Therefore, set "0016" to the 40-byte addresses corresponding to the character code "0916."

The transparent space font data storing area: addresses 1100016 + (4 + 2n) X 10016 + 1216 to 1100016 + (4 + 2n) X 10016 + 1316 (n = 0 to 19)

addresses 1141216 and 1141316 addresses 1161216 and 1161316 : addresses 1381216 and 1381316 addresses 13A1216 and 13A1316



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(12) Window Function

This function sets the top and bottom boundary of display limit on a screen. The window function is valid only in the CC mode. The top boundary is set by the window registers 1 and bit 7 of block control register 1. The bottom boundary is set by window registers 1 and bit 7 of block control register 2. This function is turned on and off by bit 2 of the OSD control register (refer to Figure 55).

The structure of window registers 1 and 2 is shown in Figure 78 and 79.

- **Notes 1:** Do not set values except "0016" to the window register 1 when bit 7 of block control register 1 is "0."
 - 2: Set the register value fit for the following condition : (Value of top boundary of window) < (Value of bottom boundary of window)




Fig. 77. Example of Window Function



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 78. Window Register 1




Fig. 79. Window Register 2



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(13) OSD Output Pin Control

The OSD output pins R, G, B, OUT1, and OUT2 can also function as ports P52, P53, P54, P55, and P10. When using OUT2 pin, set bit 0 of the port P1 direction register (address 00C316) to "1" (output mode). After that, switch between the OSD output function and the port function by the OSD port control register.

The input polarity of the HSYNC, VSYNC and output polarity of signals R, G, B, OUT1 and OUT2 can be specified with the I/O polarity control register (address 00D8) . Set a bit to "0" to specify positive polarity; set it to "1" to specify negative polarity (refer to Figure 65).

The structure of the OSD port control register is shown in Figure 80.




Fig. 80. OSD Port Control Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(14) Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 4 to 0 of the raster color register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 7 raster colors can be obtained.

If the OUT1 pin has been set to raster coloring output, a raster coloring signal is always output during 1 horizontal scanning period. This setting is necessary for erasing a background TV image.

If the R, G, and B pins have been set to output, a raster coloring signal is output in the part except a no-raster colored character (in Figure 81, a character "1") and the character background output during 1 horizontal scanning period. This ensures that character color/character background color is not mixed with the raster color.

The structure of the raster color register is shown in Figure 82, the example of raster coloring is shown in Figure 81.




Fig. 81. Example of Raster Coloring

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b	ster 0					
00	R	aster color register (RC	C) [Address 00D916]			
	В	Name	Functions	After reset	R	W
	0	Raster color R control bit (RC0)	0 : No output 1 : Output	0	R	W
	. 1	Raster color G control bit (RC1)	0 : No output 1 : Output	0	R	W
	. 2	Raster color B control bit (RC2)	0 : No output 1 : Output	0	R	W
	. 3	Raster color OUT1 control bit (RC3)	0 : No output 1 : Output	0	R	W
	4	Raster color OUT2 control bit (RC4)	0 : No output 1 : Output	0	R	W
	- 5, 6	Fix these bits to "0."	1	0	R	W
	. 7	Port function selection bit (RC7)	0 : OSC1/XCIN, OSC2/XCOUT 1 : P26, P27	0	R	W

Fig. 82. Raster Color Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

ROM CORRECTION FUNCTION

This can correct program data in ROM. Up to 2 addresses (2 blocks) can be corrected, a program for correction is stored in the ROM correction memory in RAM. The ROM memory for correction is 32 bytes \times 2 blocks.

Block 1: addresses 030016 to 031F16 Block 2: addresses 032016 to 033F16

Set an address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the ROM correction address, the main program branches to the correction program stored in the ROM memory for correction. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. When the blocks 1 and 2 are used in series, the above instruction is not needed at the end of the block 1.

The ROM correction function is controlled by the ROM correction enable register.

- **Notes 1 :** Specify the first address (op code address) of each instruction as the ROM correction address.
 - **2**: Use the JMP instruction (total of 3 bytes) to return from the main program to the correction program.
 - 3 : Do not set the same ROM correction address to blocks 1 and 2.




Fig. 83. ROM Correction Address Registers




Fig. 84. ROM Correction Enable Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

RESET CIRCUIT

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V \pm 10 %, hold the $\overline{\text{RESET}}$ pin at LOW for 2 μs or more, then return it to HIGH. Then, as shown in Figure 86, reset is released and the program starts from the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE16 as the low-order address. The internal state of microcomputer at reset are shown in Figures 5 to 8.

An example of the reset circuit is shown in Figure 85.

The reset input voltage must be kept $0.9~\rm V$ or less until the power source voltage surpasses $4.5~\rm V$.




Fig. 85. Example of Reset Circuit




Fig. 86. Reset Sequence



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

CLOCK GENERATING CIRCUIT

The M37273MF-XXXSP has 2 built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feedback resistor exists on-chip. However, an external feedback resistor is needed between XCIN and XCOUT. When using XCIN-XCOUT as sub-clock, clear bits 5 and 6 of the OSD control register to "0." To supply a clock signal externally, input it to the XIN (XCIN) pin and make the XOUT (XCOUT) pin open. When not using XCIN clock, connect the XCIN to Vss and make the XCOUT pin open.

After reset has completed, the internal clock ϕ is half the frequency of XIN. Immediately after poweron, both the XIN and XCIN clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 00FB16) to "1."

Oscillation Control (1) Stop mode

The built-in clock generating circuit is shown in Figure 78. When the STP instruction is executed, the internal clock ϕ stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in timer 4. Select f(XIN)/16 or f(XCIN)/16 as the timer 3 count source (set both bit 0 of the timer mode register 2 and bit 6 at address 00C716 to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction. The oscillator restarts when external interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer 4 overflows, allowing time for oscillation stabilization when a ceramic resonator or a quartz-crystal oscillator is used.

(2) Wait mode

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but oscillation continues. This wait state is released at reset or when an interrupt is accepted (Note). Since oscillation does not stop, the next instruction can be executed at once.

Note: In the wait mode, the following interrupts are invalid.

- (1) VSYNC interrupt
- (2) OSD interrupt
- (3) Timers 1 and 2 interrupts using TIM2 pin input as count
- (4) Timer 3 interrupt using TIM3 pin input as count source
- (5) Data slicer interrupt
- (6) Multi-master I2C-BUS interface interrupt
- (7) f(XIN)/4096 interrupt
- (8) All timer interrupts using f(XIN)/2 or f(XCIN)/2 as count source
- (9) All timer interrupts using f(XIN)/4096 or f(XCIN)/4096 as count source
- (10) A-D conversion interrupt

(3) Low-Speed Mode

If the internal clock is generated from the sub-clock (XCIN), a low power consumption operation can be realized by stopping only the main clock XIN. To stop the main clock, set bit 6 (CM6) of the CPU mode register (00FB16) to "1." When the main clock XIN is restarted, the program must allow enough time to for oscillation to stabilize. Note that in low-power-consumption mode the XCIN-XCOUT drivability can be reduced, allowing even lower power consumption. To reduce the XCIN-XCOUT drivability, clear bit 5 (CM5) of the CPU mode register (00FB16) to "0." At reset, this bit is set to "1" and strong drivability is selected to help the oscillation to start. When an STP instruction is executed, set this bit to "1" by software before executing.




Fig. 87. Ceramic Resonator Circuit Example




Fig. 88. External Clock Input Circuit Example



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 89. Clock Generating Circuit Block Diagram

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 90. State Transitions of System Clock



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

DISPLAY OSCILLATION CIRCUIT

The OSD oscillation circuit has a built-in clock oscillation circuits, so that a clock for OSD can be obtained simply by connecting an LC, a ceramic resonator across the pins OSC1 and OSC2. Which of the sub-clock or the OSD oscillation circuit is selected by setting bits 5 and 6 of the OSD control register (address 00D016).




Fig. 91. Display Oscillation Circuit

AUTO-CLEAR CIRCUIT

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the RESET pin.




Fig. 92. Auto-clear Circuit Example

ADDRESSING MODE

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

MACHINE INSTRUCTIONS

There are 71 machine instructions. Refer to SERIES 740 <Soft- ware> User's Manual for details.

PROGRAMMING NOTES

- (1) The divide ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- (4) An NOP instruction is needed immediately after the execution of a PLP instruction.
- (5) In order to avoid noise and latch-up, connect a bypass capacitor (\approx 0.1 μ F) directly between the Vcc pin–Vss pin, AVcc pin–Vss pin, and the Vcc pin–CNVss pin, using a thick wire.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (32-pin DIP Type 27C101, three identical copies)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PROM Programming Method

The built-in PROM of the One Time PROM version (blank) and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37273EFSP	PCA7426G02

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 93 is recommended to verify programming.




Fig. 93. Programming and testing of One Time PROM version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

ABSOLUTE MAXIMUM RATINGS

Symbol		Parameter	Conditions	Ratings	Unit
Vcc, AVcc	Power source volt	age Vcc, AVcc	All voltages are based	-0.3 to 6	V
Vı	Input voltage CNVss		on Vss. Output transistors are	-0.3 to 6	V
Vı	Input voltage	P00–P07, P10–P17, P20 <u>–P27,</u> P30, P31, XIN, P50, P51, RESET, CVIN	cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P06, P07, P10–P17, P20–P27, P30, P31, P52–P57, P60–P67, XOUT		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P05		-0.3 to 13	V
Іон	Circuit current	P10-P17, P20-P27, P30, P31, P52-P57, P60-P67		0 to 1 (Note 1)	mA
IOL1	Circuit current	P06, P07, P10, P15–P17, P20–P23, P26, P27, P52–P57, P60–P67		0 to 2 (Note 2)	mA
lOL2	Circuit current	P11–P14		0 to 6 (Note 2)	mA
IOL3	Circuit current	P00-P05		0 to 1 (Note 2)	mA
IOL4	Circuit current	P24, P25, P30, P31		0 to 10 (Note 3)	mA
Pd	Power dissipation		Ta = 25 °C	550	mW
Topr	Operating tempera	ature		–10 to 70	°C
Tstg	Storage temperatu	ure		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS (Ta = -10 °C to 70 °C, Vcc = 5 V ± 10 %, unless otherwise noted)

Comple al	Parameter			Unit			
Symbol	Pai	rameter	Min.	Тур.	Max.	Unit	
Vcc, AVcc	Power source voltage (Note 4), During	4.5	5.0	5.5	V		
Vss	Power source voltage		0	0	0	V	
VIH1	HIGH input voltage	P00–P07, P10–P17, P20–P27, P30, P31, P50, P51, HSYNC, VSYNC, RESET, XIN	0.8Vcc		Vcc	V	
VIH2	HIGH input voltage	SCL1, SCL2, SDA1, SDA2 (When using I ² C-BUS)	0.7Vcc		Vcc	V	
VIL1	LOW input voltage	P00-P07, P10-P17, P20-P27, P30, P31	0		0.4 Vcc	V	
VIL2	LOW input voltage	SCL1, SCL2, SDA1, SDA2, (When using I ² C-BUS)	0		0.3 Vcc	V	
VIL3	LOW input voltage (Note 6)	P50, P51, RESET, XIN, OSC1, TIM2, TIM3, INT1, INT2, INT3, SIN, SCLK	0		0.2 Vcc	V	
Іон	HIGH average output current (Note 1)	P10–P17, P20–P27, P30, P31, P52–P57, P60–P67			1	mA	
lOL1	LOW average output current (Note 2)	P06, P07, P10, P15–P17, P20–P23, P26, P27, P52–P57, P60–P67			2	mA	
IOL2	LOW average output current (Note 2)	P11–P14			6	mA	
IOL3	LOW average output current (Note 2)	P00-P05			1	mA	
lo _L 4	LOW average output current (Note 3)	P24, P25, P30, P31			10	mA	
f(XIN)	Oscillation frequency (for CPU operati	on) (Note 5) XIN	7.9	8.0	8.1	MHz	
f(XCIN)	Oscillation frequency (for sub-clock op-	peration) XCIN	29	32	35	kHz	
fosc	Oscillation frequency (for OSD)	OSC1	26.5	27.0	27.0	MHz	
fhs1	Input frequency	TIM2, TIM3, INT1, INT2, INT3			100	kHz	
fhs2	Input frequency	SCLK			1	MHz	
fhs3	Input frequency	SCL1, SCL2			400	kHz	
fhs4	Input frequency	Horizontal sync. signal of video signal	15.262	15.734	16.206	kHz	
VI	Input amplitude video signal	CVIN	1.5	2.0	2.5	V	



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

ELECTRIC CHARACTERISTICS (Vcc = 5 V ± 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Symbol	Parameter		Test conditions			Limits		Unit
Symbol	'	1631 001	rest conditions		Тур.	Max.	Offic	
Icc	Power source current System operation		VCC = 5.5 V, $f(XIN) = 8 MHz$	OSD OFF Data slicer OFF		15	30	mA
				OSD ON Data slicer ON		30	45	
		fi C		f(XIN) = 0, Hz, tta slicer OFF, dissipation ls = "0",		60	200	μΑ
		Wait mode	Vcc = 5.5 V, f	(XIN) = 8 MHz		2	4	mA
	Vcc = 5.5 V, f(Xcin) = 32kt		issipation		25	100	μΑ	
			VCC = 5.5 V, f(XIN) = 0, f(XCIN) = 0			1	10	
Vон	HIGH output voltage	P10–P17, P20–P27, P30, P31, P52–P57, P60–P67	VCC = 4.5 V IOH = -0.5 mA		2.4			V
Vol	LOW output voltage	P00–P07, P10, P15– P17, P20–P23, P26, P27, P52–P57, P60–P67	VCC = 4.5 V IOL = 0.5 mA				0.4	
	LOW output voltage	P24, P25, P30, P31	VCC = 4.5 V IOL = 10.0 mA				3.0	V
	LOW output voltage	P11-P14	VCC = 4.5 V	IOL = 3 mA			0.4	
				IOL = 6 mA			0.6	
VT+-VT-	Hysteresis (Note 6)	P50, P51, INT1, INT2, INT3, TIM2, TIM3, SIN, SCLK, SCL1, SCL2, SDA1, SDA2, RESET	VCC = 5.0 V			0.5	1.3	V
lızh	HIGH input leak current	P06, P07, P10–P17, P50, P51, P20–P27, P30, P31, RESET	VCC = 5.5 V VI = 5.5 V				5	μΑ
11	HIGH input leak current	P00-P05	VCC = 5.5 V VI = 12 V				10	
lizL	LOW input leak current	P00–P07, P10–P17, P20–P27, <u>P30, P3</u> 1, P50, P51, RESET	VCC = 5.5 V VI = 0 V				5	μΑ
RBS	I ² C-BUS-BUS switch of (between SCL1 and S	connection resistor CL2, SDA1 and SDA2)	VCC = 4.5 V				130	Ω

Notes 1: The total current that flows out of the IC must be 20 mA or less.

- 2: The total input current to IC (IOL1 + IOL2 + IOL3) must be 30 mA or less.
- 3: The total average input current for ports P30, P31, P24, P25 to IC must be 20 mA or less.
- **4:** Connect 0.1 μF or more capacitor externally between the power source pins VCC–Vss and AVCC–Vss so as to reduce power source noise.

Also connect 0.1 μ F or more capacitor externally between the pins Vcc–CNVss.

- 5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit.
- **6:** P06, P07, P15, P23, P24 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P11–P14 have the hysteresis when these pins are used as multi-master I²C-BUS interface ports. P20, P22 have the hysteresis when these pins are used as serial I/O pins.
- 7: Pin names in each parameter is described as below.
 - (1) Dedicated pins: dedicated pin names.
 - (2) Duble-/triple-function ports
 - When the same limits: I/O port name.
 - When the limits of functins except ports are different from I/O port limits: function pin name.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

A-D COMPARATOR CHARACTERISTICS (Vcc = 5 V \pm 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Symbol	Davassatas	Test conditions		Unit		
	Parameter	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution				6	bits
_	Non-linearity error		0		±1	LSB
_	Differential non-linearity error		0		±0.9	LSB
Vот	Zero transition error	IOL (SUM) = 0mA	0		2	LSB
VFST	Full-scale transition error		0		-2	LSB

MULTI-MASTER I2C-BUS BUS LINE CHARACTERISTICS

Symbol	Doromotor		Clock Mode	High-speed	Unit	
	Parameter	Min.	Max.	Min.	Max.	Uniii
tBUF	Bus free time	4.7		1.3		μs
tHD:STA	Hold time for START condition	4.0		0.6		μs
tLOW	LOW period of SCL clock	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
tHD:DAT	Data hold time	0		0	0.9	μs
tHIGH	HIGH period of SCL clock	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tsu:dat	Data set-up time	250		100		ns
tsu:sta	Set-up time for repeated START condition	4.7		0.6		μs
tsu:sto	Set-up time for STOP condition	4.0		0.6		μs

Note: Cb = total capacitance of 1 bus line





Fig. 94. Definition Diagram of Timing on Multi-master I²C-BUS



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PACKAGE OUTLINE





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

GZZ-SH11-94B < 76A0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37273MF-XXXSP MITSUBISHI ELECTRIC

Mask R		
	Date :	
+	Section head signature	Supervisor signature
Receipt		
Rec		

					Not	e : Please	e fill in all item	s marked * .
		Company		TEL			Submitted by	Supervisor
Customer .	name		()	ance ature			
	Date issued	Date :			Issuan signatu			
		issueu						

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM					(hexadecimal notation)
--------------------------------	--	--	--	--	------------------------

EPROM type (indicate the type used)

	27C101
EPROM add	ress
000016	Product name
000F ₁₆	ASCII code : 'M37273MF -'
100016	data ROM
FFFF16	(60K)
1140016	
	OSD ROM
13BFF ₁₆	

- (1) Set "FF16" in the shaded area and in the test data storing area for OSD ROM (refer to page 3/3). Moreover, set "0016" in the "transparent space" font data storing area. If writing data by mistake, a hindrance for ship may occur. Therefore, extreme care must be taken to verify that the specified data is stored in the corresponding area in the submitted EPROMs.
- (2) Write the ASCII codes that indicate the product name of "M37273MF-" to addresses 0000 16 to 000F16.

EPROM data check item (Confirm the EPROM data and check	" <i>v</i>	$^\prime$ " the app	oropriate	box)
---	------------	---------------------	-----------	-----	---

Is "FF₁6" set in the shaded area and in the test data storing area for OSD ROM (refer to page 3/3)?
 → Yes □
 Is "00₁6" set in the "transparent space" font data storing area (refer to page 3/3)?
 → Yes □
 Are the ASCII codes that indicates the product name of "M37273MF-" to → Yes □

* 2. Mark specification

addresses 000016 to 000F16?

Mark specification must be submitted using the correct form for the type of package being ordered. Fill the appropriate mark specification form (52P4B for M37273MF-XXXSP) and attach to the mask ROM confirmation form.

(1/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

GZZ-SH11-94B < 76A0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37273MF-XXXSP MITSUBISHI ELECTRIC

How to Write the Product Name and Character ROM Data onto EPROMs

Addresses 0000₁₆ to 000F₁₆ store the product name, and addresses 11400₁₆ to 13BFF₁₆ store the character pattern. Both address and data are described in hexadecimal notation.

If the name of the product contained in the EPROMs does not match the name on the mask ROM confirmation form, the ROM processing is disabled. Please make sure the data is written correctly.

 How to input the name of the product with the ASCII code: ASCII codes 'M37273MF-' are listed on the right. The addresses and data are in hexadecimal notation. 	Address 000016 000116 000216 000316 000416 000516	'M' = 4 D ₁₆ '3' = 3 3 ₁₆ '7' = 3 7 ₁₆ '2' = 3 2 ₁₆ '7' = 3 7 ₁₆ '3' = 3 3 ₁₆ 'M' = 4 D ₁₆	Address 000816 000916 000A16 000B16 000C16 000D16	'-' = 2D ₁₆ FF ₁₆ FF ₁₆ FF ₁₆ FF ₁₆ FF ₁₆ FF ₁₆
	000616 000716	'M' = 4 D ₁₆ 'F' = 4 6 ₁₆	000E ₁₆ 000F ₁₆	FF ₁₆

Inputting the character ROM Input the character ROM data to character ROM. For the character ROM data, see the next page and on.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

GZZ-SH11-94B < 76A0 >

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M37273MF-XXXSP MITSUBISHI ELECTRIC

Font data must be stored in the proper OSD ROM address according to the following table.

(1)OSD ROM address of character font data


OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number / Character code / Font bit	1	0	0		Lin	e nun	nber				Cha	racte	r code)			Font

Line number = 0A16 to 1D16

Character code = 00 16 to FF16 (Do not set 7F16 to 8016.)

Font bit = 0 : Left font 1 : Right font

Example) The font data "60" (shaded area $\boxed{\ }$) of the character code "AA 16" is stored in address 1 $\boxed{\ }$ 0 0 1 0 $\boxed{\ }$ 0 1 0 1 $\boxed{\ }$ 0 1 0 1 $\boxed{\ }$ 0 1 0 0 $\boxed{\ }$ 2 =1255416.



(1) Character code "AA 16"

Notes 1: The 80-byte addresses corresponding to the character code "7F16" and "8016" in OSD ROM are the test data storning area. Set "FF16" to the area (We stores the test data to this area and the different data from "FF16" is stored for the actual products.)

The test data storing area : addresses $1100016 + (4 + 2n) \times 10016 + FE16$ to $1100016 + (5 + 2n) \times 10016 + 0116$ (n = 0 to 19)

addresses 114FE 16 to 1150116
addresses 116FE 16 to 1170116

addresses 138FE 16 to 1390116
addresses 13AFE 16 to 13B0116

2: The character code "0916" is used for "transparent space" when displaying Closed Caption.

Therefore, set "0016" to the 40-byte addresses corresponding to the character code "0916."

The transparent space font data storing area: addresses 1100016 + (4 + 2n) × 10016 + 1216 to 1100016 + (4 + 2n) × 10016 + 1316 (n = 0 to 19)

addresses 1141216 and 1141316 addresses 1161216 and 1161316 . addresses 1381216 and 1381316 addresses 13A1216 and 13A1316

(3/3)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

	52P4B ((52-PIN SHRINK D	IP) MARK	SPECIFICATION	FORM
--	---------	------------------	----------	----------------------	------

Mitsubishi IC catalog name
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark
Mitsubishi lot number (6-digit or 7-digit)
B. Customer's Parts Number + Mitsubishi Catalog Name
Customer's parts number Note: The fonts and size of characters are standard Mitsubishi type. Mitsubishi lot number (6-digit or 7-digit) The fonts and size of characters are standard Mitsubishi type. Mitsubishi lot number (6-digit or 7-digit)
Note1: The mark field should be written right aligned. 2: The fonts and size of characters are standard Mitsubishi type. 3: Customer's parts number can be up to 18 characters: Only 0~9, A~Z, +, -, ✓, (,), &, ⓒ, . (period), and , (comma) are usable. 4: If the Mitsubishi logo ♣ is not required, check the box on the right. ♣ Mitsubishi logo is not required.
C. Special Mark Required
Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit)

be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required


The standard Mitsubishi font is used for all characters except for a logo.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


<APPENDIX>

Pin Configuration (top view)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Memory Map





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Memory Map of Special Function Register (SFR)

■ SFR1 Area (addresses C0 ₁₆	s to DF16)	
`	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	Function bit Name: No function bit	0 : "0" immediately after reset 1 : "1" immediately after reset 2 : Undefined immediately
	0 : Fix this bit to "0" (do not write "1") 1 : Fix this bit to "1" (do not write "0")	after reset
Address Register	Bit allocation	State immediately after reset
C0 ₁₆ Port P0 (P0)		?
C1 ₁₆ Port P0 direction register (D0)		0016
C2 ₁₆ Port P1 (P1)		?
C3 ₁₆ Port P1 direction register (D1)		0016
C4 ₁₆ Port P2 (P2)		?
C5 ₁₆ Port P2 direction register (D2)		0016
C6 ₁₆ Port P3 (P3)	P31 P30	0 0 0 0 0 0 0 ? ?
C7 ₁₆ Port P3 direction register (D3)	T3SC P31C P30C P31D P30D	
C816		?
C916		?
CA ₁₆ Port P5 (P5)	PF7	?
CB ₁₆ OSD port control register (PF)	PF7 PF5 PF4 PF3 PF2 0 0	0016 0016
CC ₁₆ Port P6 (P6)		?
CD ₁₆ CE ₁₆ Caption data register 3 (CD ₃)	CDL27 CDL26 CDL25 CDL24 CDL23 CDL22 CDL21 CDL20	· · · · · · · · · · · · · · · · · · ·
CF ₁₆ Caption data register 3 (CD3)	CDH27 CDH26 CDH25 CDH24 CDH23 CDH22 CDH21 CDH20	·
D016 OSD control register (OC)	0 0C6 0C5 0C4 0C3 0C2 0C1 0C0	·
D ₁₁₆ Horizontal position register (HP)	HP6 HP5 HP4 HP3 HP2 HP1 HP0	0016
D2 ₁₆ Block control register 1 (BC1)	BC17 BC16 BC15 BC14 BC13 BC12 BC11 BC10	?
D3 ₁₆ Block control register 2 (BC2)	BC27 BC26 BC25 BC24 BC23 BC22 BC21 BC20	
D4 ₁₆ Vertical position register 1 (VP1)	VP17 VP16 VP15 VP14 VP13 VP12 VP11 VP10	?
D5 ₁₆ Vertical position register 2 (VP2)	VP27 VP26 VP25 VP24 VP23 VP22 VP21 VP20	?
D6 ₁₆ Window register 1 (WN1)	WN17 WN16 WN15 WN14 WN13 WN12 WN11 WN10	?
D7 ₁₆ Window register 2 (WN2)	WN27 WN26 WN25 WN24 WN23 WN22 WN21 WN20	?
D8 ₁₆ I/O polarity control register (PC)	0 PC6 PC5 PC4 PC3 PC2 PC1 PC0	4016
D9 ₁₆ Raster color register (RC)	RC7 0 0 RC4 RC3 RC2 RC1 RC0	
DA ₁₆		?
DB ₁₆		?
DC ₁₆ Interrupt input polarity control register (RE)	INT3 INT2 INT1	1
DD16	0016	0016
DE16	0016	0016
DF ₁₆	0016	0016



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

■ SFR1 Area (addresses E0	16 t 0 FF16)	
= 011(17)(04)(444)(05000 E0	,	
	<bit allocation=""></bit>	:State immediately after reset>
	:) Function hit	0 : "0" immediately after reset
	Function bit	1 : "1" immediately after reset
	: No function bit	
	. No function bit	? : Undefined immediately
	O : Fix this bit to "0" (do not write "1")	after reset
	1 : Fix this bit to "1"	
	(do not write "0")	
Address Register	Bit allocation	State immediately after reset
Data Barra (D004)	b7 b0	b7 b0
E ₀₁₆ Data slicer control register 1 (DSC1)		0016
E1 ₁₆ Data slicer control register 2 (DSC2)		? 0 ? 0 ? ? 0 ?
E216 Caption data register 1 (CD1)	CDL17 CDL16 CDL15 CDL14 CDL13 CDL12 CDL11 CDL10	0016
E316 Caption data register 2 (CD2)	CDH17 CDH16 CDH15 CDH14 CDH13 CDH12 CDH11 CDH10 CRD7 CRD6 CRD5 CRD4 CRD3	0016
E4 ₁₆ Clock run-in detect register (CRD)		0016
E5 ₁₆ Data clock position register (DPS)	DPS7 DPS6 DPS5 DPS4 DPS3 0 1 0 CPS7 CPS6 CPS5 CPS4 CPS3 CPS2 CPS1 CPS0	0 0 0 0 1 0 0 1
E6 ₁₆ Caption position register (CPS) E7 ₁₆ Data slicer test register 2	CF37 CF30 CF33 CF34 CF33 CF32 CF31 CF30	0 0 7 0 0 0 0 0 0
		0016
E8 ₁₆ Data slicer test register 1 E9 ₁₆ Synchronous signal counter register (HC)	HC5 HC4 HC3 HC2 HC1 HC0	0016
EA ₁₆ Serial I/O register (SIO)	1103 1104 1103 1102 1101 1100	?
EB ₁₆ Serial I/O mode register (SM)	0 SM6 SM5 0 SM3 SM2 SM1 SM0	0016
EC ₁₆ A-D control register 1 (AD1)	ADC14 ADC12 ADC11 ADC10	0 0 0 ? 0 0 0 0
ED ₁₆ A-D control register 2 (AD2)	ADC25 ADC24 ADC23 ADC22 ADC21 ADC20	0016
EE ₁₆ Timer 5 (T5)		0716
EF ₁₆ Timer 6 (T6)		FF16
F0 ₁₆ Timer 1 (T1)		FF16
F1 ₁₆ Timer 2 (T2)		0716
F2 ₁₆ Timer 3 (T3)		FF16
F3 ₁₆ Timer 4 (T4)		0716
F4 ₁₆ Timer mode register 1 (TM1)	TM17 TM16 TM15 TM14 TM13 TM12 TM11 TM10	0016
F5 ₁₆ Timer mode register 2 (TM2)	TM27 TM26 TM25 TM24 TM23 TM22 TM21 TM20	0016
F6 ₁₆ I ² C data shift register (S0)	D7 D6 D5 D4 D3 D2 D1 D0	?
F7 ₁₆ I ² C address register (S0D)	SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RBW	0016
F8 ₁₆ I ² C status register (S1)	MST TRX BB PIN AL AAS ADO LRB	0 0 0 1 0 0 0 ?
F9 ₁₆ I ² C control register (S1D)	BSEL1 BSEL0 10BIT ALS ESO BC2 BC1 BC0	0016
FA ₁₆ I ² C clock control register (S2)	ACK ACK FAST CCR4 CCR3 CCR2 CCR1 CCR0	0016
FB ₁₆ CPU mode register (CPUM)	CM7 CM6 CM5 1 1 CM2 0 0	0 0 1 1 1 1 1 0 0
FC ₁₆ Interrupt request register 1 (IREQ1)	IN3R VSCR OSDR TM4R TM3R TM2R TM1R	0016
FD ₁₆ Interrupt request register 2 (IREQ2)	0 TM56R IICR IN2R CKR SIR DSR IN1R	0016
FE ₁₆ Interrupt control register 1 (ICON1)	IN3E VSCE OSDE TM4E TM3E TM2E TM1E	0016
FF ₁₆ Interrupt control register 2 (ICON2)	TM56C TM56E IICE IN2E CKE SIE DSE IN1E	0016



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

		<bit a<="" th=""><th>alloca</th><th>ation</th><th>></th><th></th><th></th><th></th><th><</th><th colspan="5"><state after="" immediately="" reset=""></state></th></bit>	alloca	ation	>				<	<state after="" immediately="" reset=""></state>				
		Name :	} Fi	unctio	on bi	it]	0 : "0" immediately after reset 1 : "1" immediately after reset				
		: No function bit O : Fix this bit to "0" (do not write "1")							? : Undefined immediately after reset					
		1 :	Fix 1	this t	oit to vrite '	"1"								
Address Register		b7		Bit	allo	catio	on		b0	State immediately after reset				
200 ₁₆ PWM0 register (PWM0)										?				
201 ₁₆ PWM1 register (PWM1)										?				
_ , ,										?				
202 ₁₆ PWM2 register (PWM2)														
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3)										?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4)										?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5)					00) 16				? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616					000					? ? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616 20716	M1)				00				PM10	? ? ? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616 20716 20816 PWM mode register 1 (Pl	,	0	0	PM25	00)16 PM13		PM21	PM10 PM20	? ? ? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616 20716 20816 PWM mode register 1 (Pl 20916 PWM mode register 2 (Pl	M2)	O ADH17/			OC PM24)16 PM13 PM23	PM22		PM20	? ? ? ? ? ? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616 20716 20816 PWM mode register 1 (PI 20916 PWM mode register 2 (PI 20A16 ROM correction address 1 (hig	M2) h-order)	_	ADH16	ADH15	PM24 ADH14)16 PM13 PM23 ADH13	PM22 ADH12	ADH11	PM20 ADH10	? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616 20716 20816 PWM mode register 1 (Pl 20916 PWM mode register 2 (Pl 20A16 ROM correction address 1 (hig 20B16 ROM correction address 1 (low	M2) h-order) v-order)	ADH17	ADH16 ADL16	ADH15 ADL15	PM24 ADH14 ADL14)16 PM13 PM23 ADH13 ADL13	PM22 ADH12 ADL12	ADH11 ADL11	PM20 ADH10 ADL10	? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?				
20216 PWM2 register (PWM2) 20316 PWM3 register (PWM3) 20416 PWM4 register (PWM4) 20516 PWM5 register (PWM5) 20616 20716 20816 PWM mode register 1 (Pl	M2) h-order) v-order) h-order)	ADH17	ADH16 ADL16 ADH26	ADH15 ADL15 ADH25	PM24 ADH14 ADL14 ADH24	PM13 PM23 ADH13 ADL13 ADL23	PM22 ADH12 ADL12 ADH22	ADH11 ADL11 ADH21	PM20 ADH10 ADL10 ADH20	? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?				



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Internal State of Processor Status Register and Program Counter at Reset

	<bit allocation=""> Solution Function bit </bit>	<state after="" immediately="" reset=""> 0 : "0" immediately after reset 1 : "1" immediately after reset ? : Undefined immediately after reset</state>
Register Processor status register (PS) Program counter (PCH) Program counter (PCL)	Bit allocation	State immediately after reset b0 b7 b0 c ? ? ? ? ? 1 ? ? Contents of address FFFF16 Contents of address FFFE16

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:






SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0	,								
57 50 53 54 53 52 51 50	٦ .	ort Pi direction register (PiD)	(i=0 t2) [Addresses 00C116, 00	C316, 00C516	6]				
	В	Name	Functions	After reset	R	W			
	0	Port Pi direction register	0 : Port Pio input mode 1 : Port Pio output mode	0	H	W			
	1	2	0 : Port Pi1 input mode 1 : Port Pi1 output mode	0	R	W			
	2		0 : Port Pi2 input mode 1 : Port Pi2 output mode	0	R	W			
	3]	1	0 : Port Pi3 input mode 1 : Port Pi3 output mode	0	0 R	
	4				0 : Port Pi4 input mode 1 : Port Pi4 output mode	0		W	
	5		0 : Port Pis input mode 1 : Port Pis output mode	0 R		W			
	6		0 : Port Pi6 input mode 1 : Port Pi6 output mode	0	R	W			
	7	1	0 : Port Pir input mode 1 : Port Pir output mode	0	R				

Address 00C116, 00C316, 00C516



Port P3 Direction Register

Port Pi Direction Register

Address 00C7₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

OSD Port Control Re	gis	<u>ter</u>				
b7 b6 b5 b4 b3 b2 b1 b0						
	0:	SD port control register (PF)	[Address 00CB ₁₆]			
	В	Name	Functions	After reset	R	W
	0, 1	Fix these bits to "0."	•	0	R	W
	2	Port P52 output signal selection bit (PF2)	0 : R signal output 1 : Port P5 ₂ output	0	R	W
	3	Port P5 ₃ output signal selection bit (PF3)	0 : G signal output 1 : Port P5 ₃ output	0	R	W
١	4	Port P54 output signal selection bit (PF4)	0 : B signal output 1 : Port P54 output	0	R	W
ļ	. 5	Port P5₅ output signal selection bit (PF5)	0 : OUT1 signal output 1 : Port P53 output	0	R	
ļ	6	Nothing is assigned. These When these bits are read or		0	R	-
	7	Port P1o output signal selection bit (PF7)	0 : Port P1o output 1 : OUT2 signal output	0	R	

OSD Port Control Register

Address 00CB₁₆



OSD Control Register

Address 00D0₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Horizontal Position F	Regi	<u>ster</u>						
b7 b6 b5 b4 b3 b2 b1 b0	1	orizontal position regist	er (HP) [Address 00D116]					
	В	Name	Functions	After reset	RW			
	0 to 6	Control bits of horizontal display start positions (HP0 to HP6)	Horizontal display start positions 128 steps (0016 to 7F16) (1 step is 4Tosc)	0	RW			
	7							

Horizontal Position Register

Address 00D1₁₆

b7 b6 b5 b4 b3 b2 b1 b0	ВІ	ock control register i (BCi) (i=	:1, 2) [Addresse	es 00D216	and 00D316]
	В	Name				Functions		After reset	R V
	0, 1	Display mode selection bits (BCi0, BCi1) (See note 1)	b1 0 0 1	0: 1: 0:	CC r	lay OFF mode) mode (Borde) mode (Borde	•	Indeterminate	R V
	2, 3	Dot size selection bits (BCi2, BCi3) (See note 2 and 3)	b4 0	b3 0 0 1	b2 0 1 0	Pre-divide Ratio	Dot Size 1Tc X 1/2H 1Tc X 1H 2Tc X 2H	Indeterminate	R V
	4	Pre-divide ratio selection bit (BCi4) (See note 2 and 3)	1	0 0 1 1	1 0 1 0	x 3	3Tc X 3H 1Tc X 1/2H 1Tc X 1H 2Tc X 2H 3Tc X 3H	Indeterminate	R V
	5	OUT1/OUT2 output control bit (BCi5) (See note 1)				utput contro utput contro		Indeterminate	R V
	6	Vertical display start position control bit (BCi6)	_	_	Bloo			Indeterminate	R V
Ĺ	7	Window top/bottom boundary control bit (BCi7)				ow top bounda ow bottom bou		Indeterminate	R V

Notes 1: Bit RA3 of OSD RAM controls OUT1 output when bit 5 is "0."

Bit RA3 of OSD RAM controls OUT2 output when bit 5 is "1."

2: Tc: OSD clock cycle divided in the pre-divide circuit

3: H : H_{SYNC}

Block Control Register

Address 00D216, 00D316



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0	Vertical position reg	ister i (VPi) (i = 1 and 2) [Addresses 00D41	6, 00D516]	
	B Name	Functions	After reset	RW
	O Control bits of vertica display start positions (VPi0 to VPi7) (See note)	1 1 1 1	Indeterminate	R W


Vertical Position Register

Address 00D4₁₆, 00D5₁₆

Window Register 1 b7 b6 b5 b4 b3 b2 b1 b0	1	/indow register 1 (W	N1) [Addresses 00D616]			
	В	Name	Functions	After reset	R	W
	0 to 7	Control bits of window top boundary (WN10 to WN17) (See note 1)	Top boundary position (low-order 8 bits) TH X (setting value of BC17 X 16 ² + setting value of low-order 4 bits of WN1 X 16 ¹ + setting value of low-order 4 bits of WN1 X 16 ⁰)	Indeterminate	R	W
	Not	2: TH is cycle of	cept "00 16" to the WN1 when BC17 is "0." HSYNC. of the clock control register 1.			

Window Register 1

Address 00D6₁₆



Window Register 2

Address 00D7₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

I/O Polarity Control R	eg	ister				
b7 b6 b5 b4 b3 b2 b1 b0	I/C	o polarity control register (PC)	[Address 00D8 ₁₆]			
	В	Name	Functions	After reset	R	W
	0	Hsync input polarity switch bit (PC0)	0 : Positive polarity input 1 : Negative polarity input	0	R	W
	1	Vsync input polarity switch bit (PC1)	0 : Positive polarity input 1 : Negative polarity input	0	R	W
	2	R, G, B output polarity switch bit (PC2)	0 : Positive polarity output 1 : Negative polarity output	0	R	W
	3	OUT1 output polarity switch bit (PC3)	0 : Positive polarity output 1 : Negative polarity output	0	R	W
	4	OUT2 output polarity switch bit (PC4)	0 : Positive polarity output 1 : Negative polarity output	0	R	W
	5	Display dot line selection bit (PC5) (See note)	0 : " at even field " at odd field 1 : " at even field " at even field " at odd field	0	R	W
<u> </u>	6	Field determination flag (PC6)	0 : Even field 1 : Odd field	1	R	
Ĺ	7	Fix this bit to "0."		0	R	W
	Note	: Refer to the corresponding f	igure (P63).			

I/O Polarity Control Register

Address 00D8₁₆




Raster Color Register

Address 00D9₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER



Interrupt Input Polarity Register

Address 00DC₁₆



Data Slicer Control Register 1

Address 00E0₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Data Slicer Control R	legi	ster 2				
b7 b6 b5 b4 b3 b2 b1 b0	Da	ata slicer control register 2 (D	SC2) [Address 00E116]			
	В	Name	Functions	After reset	R	W
	0	Caption data latch completion flag 1 (DSC20)	O: Data is not latched yet and a clock-run-in is not determined. Data is latched and a clock-run-in is determined.	Indeterminate	R	_
	1	Fix this bit to "1."		0	R	W
	2, 7	Test bit	Read-only	Indeterminate	R	
	3	Field determination flag (DSC23)	0: F2 1: F1	Indeterminate	R	
<u> </u>	4	Vertical synchronous signal (V _{sep}) generating method selection bit (DSC24)	0: Method (1) 1: Method (2)	0	R	W
	5	V-pulse shape determination flag (DSC25)	0: Match 1: Mismatch	Indeterminate	R	
<u></u>	6	Fix this bit to "o."		0	R	W
		hition of fields 1 (F1) and 2 (FF1: Hsep Vsep Vsep Vsep Vsep Vsep Vsep Vsep V	²⁾			: _

Data Slicer Control Register 2

Address 00E1₁₆



Clock Run-in Detection Register

Address 00E4₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Data Clock Position I b7 b6 b5 b4 b3 b2 b1 b0 0 1 0	Ī	ta clock position register (DPS) [Address 00E5 ₁₆]			
	В	Name Functions	After rese	et R W	V
	0	Fix these bits to "0."	1 0	RW	V
	1	Fix this bit to "1."	0	RW	v
	3	Data clock position set bits (DPS3 to DPS7)	1	R W	v
	4 to 7	, ,	0		


Data Clock Position Register

Address 00E5₁₆

Caption Position Re	yısı	<u> </u>				
b7 b6 b5 b4 b3 b2 b1 b	_	aption Position Register (CPS	S) [Address 00E616]			
	В	Name	Functions	After reset	R	W
	0 to 4	Caption position bits (CPS0 to CPS4)		0	R	W
	5	Caption data latch completion flag 2 (CPS1)	O: Data is not latched yet and a clock-run-in is not determined. 1: Data is latched and a clock-run-in is determined.	Indeterminate	R	
į į	6, 7	Slice line mode specification bits (in 1 field) (CPS6, CPS7)	Refer to the corresponding Table (P33).	0	R	W

Caption Position Register

Address 00E6₁₆



Sync Pulse Counter Register

Address 00E9₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7b6 b5b4b3	b2b1b0)					
0 0		1	erial I/O mode register (SM) [Address 00EB16]			
		В	Name	Functions	After reset	R	W
		0, 1	Internal synchronous clock selection bits (SM0, SM1)	b1 b0 0 0: f(XIN)/4 or f(XCIN)/4 0 1: f(XIN)/16 or f(XCIN)/16 1 0: f(XIN)/32 or f(XCIN)/32 1 1: f(XIN)/64 or f(XCIN)/64	0	R	W
	!	2	Synchronous clock selection bit (SM2)	0: External clock 1: Internal clock	0	R	W
		3	Port function selection bit (SM3)	0: P20, P21 1: Sclk, Souт	0	R	W
		4, 7	Fix these bits to "0."	I	0	R	W
		5	Transfer direction selection bit (SM5)	0: LSB first 1: MSB first	0	R	W
		6	Transfer clock input pin selection bit (SM6)	O: Input signal from S IN pin 1: Input signal from S OUT pin	0	R	W

Serial I/O Mode Register

Address 00EB₁₆



AD Control Register 1

Address 00EC₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0	7	D control register 2 (AD2) [A	ddress 00ED16]		
	В	Name	Functions	After reset	RW
	0 to 5	D-A converter set bits (ADC20 to ADC25)	b5 b4 b3 b2 b1 b0 Reference voltage Vref 0 0 0 0 0 0 0 1.1/128Vcc 0 0 0 0 0 1 0.5/128Vcc 0 0 0 0 1 0 5/128Vcc 1 1 1 1 1 0 1 1.123/128Vcc 1 1 1 1 1 1 1 1 1.127/128Vcc	0	R W
lL	6, 7	Nothing is assigned. These When these bits are reed of		0	R —

AD Control Register 2

Address 00ED₁₆

Timer Mode Register 1	_					
b7 b6 b5 b4 b3 b2 b1 b0	1	mer mode register 1 (TM	11) [Address 00F416]			
	В	Name	Functions	After reset	R	W
<u></u>	0	Timer 1 count source selection bit 1 (TM10)	0: f(XIN)/16 or f(XCIN)/16 (Note) 1: Count source selected by bit 5 of TM1	0	R	W
	1	Timer 2 count source selection bit 1 (TM11)	O: Count source selected by bit 4 of TM1 External clock from TIM2 pin	0	R	W
	2	Timer 1 count stop bit (TM12)	0: Count start 1: Count stop	0	R	W
	3	Timer 2 count stop bit (TM13)	0: Count start 1: Count stop	0	R	W
	4	Timer 2 count source selection bit 2 (TM14)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 1 overflow	0	R	W
	5	Timer 1 count source selection bit 2 (TM15)	0: f(XIN)/4096 or f(XCIN)/4096 (See note) 1: External clock from TIM2 pin	0	R	W
	6	Timer 5 count source selection bit 2 (TM16)	0: Timer 2 overflow 1: Timer 4 overflow	0	R	W
<u> </u>	7	Timer 6 internal count source selection bit (TM17)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 5 overflow	0	R	W

Timer Mode Register 1

Address 00F4₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b	3 b2 b1 b0	Ti	mer mode register 2 (TM	12) [Address 00F516]			
		В	Name	Functions	After reset	R	M
	-	0	Timer 3 count source selection bit (TM20)	(b6 at address 00C716)	0	R	V
		1, 4	Timer 4 count source selection bits (TM21, TM24)	b4 b1 0 0: Timer 3 overflow signal 0 1: f(XIN)/16 or f(XCIN)/16 (See note) 1 0: f(XIN)/2 or f(XCIN)/2 (See note) 1 1: f(XCIN)	0	R	W
		2	Timer 3 count stop bit (TM22)	0: Count start 1: Count stop	0	R	W
		3	Timer 4 count stop bit (TM23)	0: Count start 1: Count stop	0	R	W
		5	Timer 5 count stop bit (TM25)	0: Count start 1: Count stop	0	R	W
		6	Timer 6 count stop bit (TM26)	0: Count start 1: Count stop	0	R	W
i		7	Timer 5 count source selection bit 1 (TM27)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Count source selected by bit 6 of TM1	0	R	V

Timer Mode Register 2

Address 00F5₁₆



I²C Data Shift Register

Address 00F6₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

I ² C Address Registe	er				
b7 b6 b5 b4 b3 b2 b1 b0	I ² C	address register (S0D)	[Address 00F716]		
	В	Name	Functions	After reset	R W
	0	Read/write bit (RBW)	0: Read 1: Write	0	R —
	1 to 7	Slave address (SAD0 to SAD6)	The address data transmitted from the master is compared with the contents of these bits.	0	R W

I²C Address register

Address 00F7₁₆



I²C Status Register

Address 00F8₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0	I ² C	control register (S1D) [Addres	ss 00F9 ₁₆]		
	В	Name	Functions	After reset	R W
	0 to 2	Bit counter (Number of transmit/receive bits) (BC0 to BC2)	b2 b1 b0 0 0 0:8 0 0 1:7 0 1 0:6 0 1 1:5 1 0 0:4 1 0 1:3 1 1 0:2 1 1 1:1	0	R W
!	3	I ² C-BUS interface use enable bit (ESO)	0 : Disabled 1 : Enabled	0	R W
	4	Data format selection bit (ALS)	0 : Addressing mode 1 : Free data format	0	R W
	5	Addressing format selection bit (10BIT SAD)	0 : 7-bit addressing format 1 : 10-bit addressing format	0	R W
	6, 7	Connection control bits between I ² C-BUS interface and ports	b7 b6 Connection port (See note) 0 0: None 0 1: SCL1, SDA1 1 0: SCL2, SDA2 1 1: SCL1, SDA1 SCL2, SDA2	0	R W

I²C Control register

Address 00F9₁₆



MITSUBISHI

Address 00FA₁₆

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7b6b5b4b3b2b1b		PU mode register (CPUN	1 (CM)) [Address FB16]		
	В	Name	Functions	After reset	R:W
	0, 1	Processor mode bits (CM0, CM1)	b1 b0 0 0: Single-chip mode 0 1: 1 0: 1 1: Not available	0	RW
	2	Stack page selection bit (CM2) (See note)	0: 0 page 1: 1 page	1	RW
	3, 4	Fix these bits to "1."		1	RW
		XCOUT drivability selection bit (CM5)	0: LOW drive 1: HIGH drive	1	RW
1	6	Main Clock (XIN–XOUT) stop bit (CM6)	0: Oscillating 1: Stopped	0	RW
<u> </u>	- 7	Internal system clock selection bit (CM7)	0: XIN-XOUT selected (high-speed mode) 1: XCIN-XCOUT selected (high-speed mode)	0	RW

CPU Mode Register

Address 00FB₁₆

Interrupt Request Regis	ster	<u>1</u>				
b7b6 b5b4b3 b2b1b0	l In	terrupt request register 1	(IREQ1) [Address 00FC16]			
	В	Name	Functions	After reset	R	W
	0	Timer 1 interrupt request bit (TM1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	1	Timer 2 interrupt request bit (TM2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	2	Timer 3 interrupt request bit (TM3R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	3	Timer 4 interrupt request bit (TM4R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	4	OSD interrupt request bit (OSDR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	5	VSYNC interrupt request bit (VSCR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	6	INT3 interrupt request bit (VSCR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
!	7	Nothing is assigned. Th When this bit is read ou	is bit is a write disable bit. t, the value is "0."	0	R	

Interrupt Request Register 1

Address 00FC₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0	1	terrupt request register	2 (IREQ2) [Address 00FD16	5]		
	В	Name	Functions	After reset	R	W
	0	INT1 interrupt request bit (INIR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	Data slicer interrupt request bit (DSR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	2	Serial I/O interrupt request bit (S1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	3	f(XIN)/4096 interrupt request bit (CKR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	4	INT2 interrupt request bit (IN2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	5	Multi-master I ² C-BUS interrupt request bit (IICR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	6	Timer 5 • 6 interrupt request bit (TM56R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
<u>i</u>	7	Fix this bit to "0."		0	R	W

Interrupt Request Register 2

Address 00FD₁₆

b7b6b5b4b3b2b1b0	l _{In}	terrupt control register 1 (I	CON1) [Address 00FF	16]		
		terrupt control register 1 (i	OOIVI) [/laaress ooi L	10]		
	В	Name	Functions	After reset	RW	V
	0	Timer 1 interrupt enable bit (TM1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V
	1	Timer 2 interrupt enable bit (TM2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V
	2	Timer 3 interrupt enable bit (TM3E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RV	V
	3	Timer 4 interrupt enable bit (TM4E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V
	4	OSD interrupt enable bit (OSDE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V
	5	VSYNC interrupt enable bit (VSCE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V
	6	INT3 interrupt enable bit (IN3E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RV	V
	7	Nothing is assigned. This bit. When this bit is read of		0	R –	7

Interrupt Control Register 1

Address 00FE₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

	er 2	_				
b7 b6 b5 b4 b3 b2 b1 b0	l	terrupt control register 2 (IC	CON2) [Address 00FI	- 16]		
	В	Name	Functions	After reset	R	W
	0	INT1 interrupt enable bit (IN1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
1	1	Data slicer interrupt enable bit (DSE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	2	Serial I/O interrupt enable bit (SIE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	3	f(XIN)/4096 interrupt enable bit (CKE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	4	INT2 interrupt enable bit (IN2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	5	Multi-master I ² C-BUS interface interrupt enable bit (IICE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	6	Timer 5 • 6 interrupt enable bit (TM56E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	7	Timer 5 • 6 interrupt switch bit (TM56C)	0 : Timer 5 1 : Timer 6	0	R	W

Interrupt Control Register 2

Address 00FF₁₆



PWM Mode Register 1

Address 0208₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PWM Mode Registe					
b7 b6 b5 b4 b3 b2 l		WM mode register 2 (PN	M2) [Address 020916]		
	В	Name	Functions	After reset	RW
	0	P00/PWM0 output selection bit (PM20)	0 : P0o output 1 : PWM0 output	0	RW
	1	P01/PWM1 output selection bit (PM21)	0 : P01 output 1 : PWM1 output	0	RW
	2	P02/PWM2 output selection bit (PM22)	0 : P02 output 1 : PWM2 output	0	R W
	3	P03/PWM3 output selection bit (PM23)	0 : P03 output 1 : PWM3 output	0	RW
	4	P04/PWM4 output selection bit (PM24)	0 : P04 output 1 : PWM4 output	0	RW
	5	P05/PWM5 output selection bit (PW25)	0: P05 output 1: PWM5 output	0	RW
	6, 7	Fix these bits to "0."		0	RW

PWM Mode Register 2

Address 0209₁₆

ROM Correcti	ion F	nat	ble	Register				
			<u> </u>	<u>1109.0101</u>				
b7 b6 b5 b4 b3	b2 b1	b0	R(OM correction enable re	egister (RCR) [Address 020	F16]		
			110	Jivi correction enable re	egister (INCIN) [Address 020	L 10]		
	1 1	- 1						
			В	Name	Functions	After reset	RV	N
			_	Name Block 1 enable bit (RC0)	Functions 0: Disabled 1: Enabled	After reset	R V	_
			0		0: Disabled		┷	N

ROM Correction Enable Register

Address 020E₁₆



- Keep safety first in your circuit designs!

Missubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams and charts, represent information products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and



REVISION DESCRIPTION LIST W37273WF-XXX3F, W37273EF3F DATA SHEET	REVISION DESCRIPTION LIST	M37273MF-XXXSP, M37273EFSP DATA SHEET
---	---------------------------	---------------------------------------

Rev. No.	Revision Description	Rev. date
1.0	First Edition	971130