查询TLC27L4C供应商

TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9 LinCMOS™ PRECISION QUAD OPERATIONAL AMPLIFIERS

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

- Trimmed Offset Voltage: TLC27L9...900 μV Max at 25°C,
 V_{DD} = 5 V
- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range: 0°C to 70°C...3 V to 16 V -40°C to 85°C...4 V to 16 V -55°C to 125°C...4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)
- Ultra-Low Power . . . Typically 195 μW at 25°C, V_{DD} = 5 V
- Output Voltage Range includes Negative
 Rail
- High Input Impedance . . . 10¹² Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up Immunity

description

zsc.com


The TLC27L4 and TLC27L9 quad operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, extremely low power, and high gain.


These devices use Texas instruments silicon-gate LinCMOS™ technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.


The extremely high input impedance, low bias currents, and low-power consumption make these cost-effective devices ideal for high-gain, low- frequency, low-power applications. Four offset voltage grades are available (C-suffix and l-suffix types), ranging from the low-cost TLC27L4 (10 mV) to the high-precision TLC27L9 (900 μ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas instruments stander dyaranty. Production processing does not necessarily include trating of all parameters.








NC - No internal connection

1IN +

NC

DISTRIBUTION OF TLC27L9 INPUT OFFSET VOLTAGE



■ 8961724 0106660 T19

Copyright © 1994, Texas Instruments Incorporated

INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Δς

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

description (continued)

In general, many features associated with bipolar technology are available on LinCMOS[™] operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27L4 and TLC27L9. The devices also exhibit low voltage single-supply operation and ultra-low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC27L4 and TLC27L9 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation from -55°C to 125°C.

			AVAILABLE				
	C to 70°C 2 mV 5 mV 10 mV °C to 85°C 2 mV 5 mV 5 mV 10 mV C to 125°C 900 μV		PA	CKAGED DEVIC	ES		CHIP
TA		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
	900 μV	TLC27L9CD	—	—	TLC27L9CN	—	
000 40 7000	2 mV	TLC27L4BCD	_	<u> </u>	TLC27L4BCN	—	—
0°C to 70°C	5 mV	TLC27L4ACD	_		TLC27L4ACN	_	_
					TLC27L4CN	TLC27L4CPW	TLC27L4Y
	900 μV	TLC27L9ID	_	-	TLC27L9IN	—	+
1090 1- 0590	2 mV	TLC27L4BID	—	—	TLC27L4BIN	—	—
-40*0 10 85*0	5 mV	TLC27L4AID	-		TLC27L4AIN	-	- 1
	10 mV	TLC27L4ID	— — TLC27L4AIN —		—		
EE9C to 12E9C	900 μV	TLC27L9MD	TLC27L9MFK	TLC27L9MJ	TLC27L9MN	-	-
-55°C 10 125°C	10 mV	TLC27L4MD	TLC27L4MFK	TLC27L4MJ	TLC27L4MN	—	-


۵	N	Δ	Δ	8	E	OF	эτ	o	NS	2
-		~	 ~			vr				

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27L9CDR).

🖬 8961724 Olo6661 955 🎟



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994




M 8961724 0106662 891 M



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TLC27L4Y chip information

These chips, when properly assembled, display characteristics similar to the TLC27L4C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



8961724 0106663 728 🛲



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Differential input voltage, V _{ID} (see Note 3 Input voltage range, V _I (any input) Input current, I ₁ Output current, I _O (each output) Total current into V _{DD}	18 V 2)±V _{DD} 0.3 V to V _{DD} ±5 mA
	ow) 25°C (see Note 3) unlimited
•	See Dissipation Rating Table
Operating free-air temperature, TA: C s	uffix
l su	ffix –40°C to 85°C
Mis	uffix
Storage temperature range	
Case temperature for 60 seconds: FK pa	ackage
Lead temperature 1.6 mm (1/16 inch) fro	m case for 10 seconds; D, N, or PW package
	11 case for to seconds. D, 14, or 140 package

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.


The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

		DIGONATION			
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1575 mW	12.6 mW/°C	1008 mW	819 mW	-
PW	700 mW	5.6 mW/°C	448 mW	_	

recommended operating conditions

		C SU	FFIX	I SUI	FIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, VDD		3	16	4	16	4	16	v
	V _{DD} = 5 V	-0.2	3.5	-0.2	3.5	0	MAX 16 3.5 8.5	v
Common-mode input voltage, V _{IC}	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	v
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C





SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994


electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	TAT	Т ТІ ТІ	.C27L40 .C27L4/ .C27L4E .C27L90	NC BC	UNIT
						TLC27I TLC27I TLC27I TLC27I TLC27I TLC27I MIN TY 0. 0. 24 20 2.0 1. 0.0 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.1 0. 0.2 0.0 1.3 4.3 3.2 4. 3.3 4.3 3.2 4. 0.1 0. 0.2 0.0 0.3.5	TYP	MAX	1
		TLC27L4C	V _O = 1.4 V,	VIC = 0,	25°C		1.1	10	
		1602/640	R _S = 50 Ω,	RL = 1 MΩ	Full range			12	mv
		TLC27L4AC	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5] "``
VIO	Input offset voltage	TEGETERING	R _S = 50 Ω,	RL = 1 MΩ	Full range			6.5	
10	input oncer toningo	TLC27L4BC	V _O = 1.4 V,	V _{IC} = 0,	25°C		240	2000	
		TEGETERBO	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L9C	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	900	μν
			R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			1500	
αVIO	Average temperature co offset voltage	efficient of input			25°C to 70°C		1.1		μV/°C
lio	Input offset current (see	Note 4)	Vo - 25 V	Vie - 0 E V	25°C		0.1		
10	input onset current (see	NOLE 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	70°C		7	300	рА
lun.	Input bias current (see I	loto ()	V- 05V	N 05V	25°C		0.6		
lΒ	input bias current (see i	10(8 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	70°C		40	600	рА
V	Common mode input vo	Itage range			25°C	to	-0.3 to 4.2		v
VICR	(see Note 5)				Full range	to			v
					25°C	3.2	4.1		
Vон	High-level output voltage	Э	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	0°C	3	4.1		v
					70°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	0°C		0	50	mV
					70°C		0	50	
					25°C	50	520		
AVD	Large-signal differential amplification	voitage	$V_{O} = 2.5 V$ to 2 V,	$R_L = 1 M\Omega$	0°C	50	680		V/mV
					70°C	50	380		
					25°C	65	94		
CMRR	Common-mode rejection	n ratio	VIC = VICRmin		0°C	60	95		dB
					70°C	60	95		
					25°C	70	97		
^k svr	Supply-voltage rejection (ΔVDD/ΔVIO)	ratio	$V_{DD} = 5 V \text{ to } 10 V,$	V _O = 1.4 V	0°C	60	97		dB
				<u></u>	70°C	60	98		
			Vo = 2.5.V		25°C		40	68	
DD	Supply current (four amp	olifiers)	V _O = 2.5 V, No load	viC = ∠.5 v,	0°C		, 48	84	μA
					70°C		31	56	

[†] Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.





SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

	PARAMETER		TEST CON	DITIONS	TA [†]	TLC27L4, TLC27L9 MIN TYP 1.1 0.9 260 210 0 0.1 7 0.1 7 0.1 7 0.1 9 9 0.2 10 8 8		UNIT	
			1			MIN	1.1 10 12 12 0.9 5 260 2000 3000 210 210 1200 1900 1 0.1 7 7 300 0.7 50 50 600 .2 -0.3 to to 9 9.2 .2 -0.3 to 50 8 8.9 .8 8.9 .8 8.9 .8 8.9 .6 50 0 50 50 600 60 97 60 97 60 97 60 97 60 97 60 97 60 97 60 97 60 97 60 97 60 97 <		
		TLC27L4C	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		11027140	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L4AC	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	ΠV
V	Input offset voltage	TLO27L4AC	R _S = 50 Ω,	$B_L = 1 M\Omega$	Full range			6.5	
VIO	input onset vonage	TLC27L4BC	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		260	2000	
		160276400	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L9C	V _O = 1.4 V,	V _{IC} = 0,	25°C		210	1200	μv
		12027230	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			1900	
ανιο	Average temperature c input offset voltage	oefficient of			25°C to 70°C		1		μV/°C
			N. 51	N	25°C		0.1		
١O	Input offset current (se	e Note 4)	V _O = 5 V,	VIC = 5 V	70°C		7	300	pА
			V. F.V.	No. EV	25°C		0.7		- 4
ΙB	Input bias current (see	Note 4)	V _O = 5 V,	V _{IC} = 5 V	70°C		50	600	рА
	Common-mode input v	oltage range			25°C	to	to		ν
VICR	(see Note 5)				Full range	to			v
					25°C	8	8.9		
Vон	High-level output volta	ge	$V_{ID} = 100 \text{ mV},$	RL = 1 MΩ	0°C	7.8	8.9		v
•	•		-		70°C	7.8	8.9		
					25°C		0	50	
VOL	Low-level output voltage	ge	$V_{ID} = -100 \text{ mV},$	I _{OL} = 0	0°C		0	50	mV
					70°C		0	50	1
					25°C	50	870		
AVD	Large-signal differentia amplification	al voltage	V _O = 1 V to 6 V,	$R_L = 1 M\Omega$	0°C	50	1020		V/mV
	ampinioalion				70°C	50	660		
					25°C	65	97		
CMRR	Common-mode rejecti	on ratio	VIC = VICRmin		0°C	60	97		dB
					70°C	60	97		
	Q				25°C	70	97		
k SVR	Supply-voltage rejection (ΔVDD/ΔVIO)	Dri ratio	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	0°C	60	97		dB
					70°C	60	98		
			N- EV	V E.V.	25°C		57	92	
IDD	Supply current (four a	mplifiers)	V _O = 5 V, No load	$V_{IC} = 5 V$,	0°C		72	132	μΑ
					70°C		44	80	

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

[†] Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically. 5. This range also applies to each input individually.



8961724 0106666 437 |


SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TA [†]		.C27L4/ .C27L4E	AI 31	UNIT
						$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MAX	1	
		TLC27L4I	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		TLOE/LH	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			13	mν
I		TLC27L4AI	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	mv
VIO	Input offset voltage	120272474	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			7	
10	input onder Fondge	TLC27L4BI	V _O = 1.4 V,	V _{IC} = 0,	25°C		240	2000	
		120270-00	R _S = 50 Ω,	RL = 1 MΩ	Full range			3500	μv
		TLC27L9I	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	900	μv
	· · · · · · · · · · · · · · · · · · ·		R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			2000	
ανιο	Average temperature confiset voltage	pefficient of input			25°C to 85°C		1.1		μV/⁰C
lie	Input offset current (see	Note ()	V _O = 2.5 V,	NG 05 M	25°C		0.1		
10	mput onset current (see	110(8 4)	vO = 2.5 v,	V _{IC} = 2.5 V	85°C	[24	1000	pА
lun.	Input bias current (see	Note ()	V _O = 2.5 V,		25°C		0.6		
lΒ	input bias current (see		V() = 2.5 V,	V _{IC} = 2.5 V	85°C		200	2000	pА
VICR	Common-mode input vo	oltage range			25°C	to	to		v
ICH	(see Note 5)				Full range	to			v
					25°C	3.2	4.1		
Vон	High-level output voltag	e	V _{ID} = 100 mV,	RL ≈ 1 MΩ	~40°C	3	4.1		v
					85°C	3	4.2		
				*****	25°C		0	50	
VOL	Low-level output voltage	e	V _{ID} = −100 mV,	IOL = 0	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	480		
AVD	Large-signal differential amplification	voltage	$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 1 M\Omega$	-40°C	50	900		V/mV
					85°C	50	330		
					25°C	65	94		
CMRR	Common-mode rejection	n ratio	VIC = VICRmin		-40°C	60	95		dB
					85°C	60	95		
		ratio			25°C	70	97		
^k svr	Supply-voltage rejection (ΔVDD/ΔVIO)	rauo	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	-40°C	60	97		dB
					85°C	60	98		
			Vo - 25 V		25°C		39	68	
DD	Supply current (four am	plifiers)	Vo = 2.5 V, No load	V _{IC} = 2.5 V,	-40°C		62	108	μA
					85°C		29	52	

[†]Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically. 5. This range also applies to each input individually.





SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TLC27L4I TLC27L4AI TI C27I 4BI

	PARAMETER		TEST COND	ITIONS	TAT		C27L4E	81	UNIT
						MIN	TYP	MAX	
		TLC27L4I	V _O = 1.4 V,	V _{1C} = 0,	25°C		1.1	10	
		1027041	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			13	mγ
		TLC27L4AI	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	
Vio	Input offset voltage		R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			7	
•10	input onset voltage	TLC27L4BI	V _O = 1.4 V,	V _{IC} = 0,	25°C		260	2000	
		120272401	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			3500	μV
		TLC27L9I	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		210	1200	μ.
		TEGETEST	R _S = 50 Ω,	RL = 1 MΩ	Full range			2900	
αVIO	Average temperature co offset voltage	efficient of input			25°C to 85°C		1		µV/∘C
	Input offerst surrent (and	Note 4)	$V_{O} = 5 V_{,}$		25°C		0.1		-
10	Input offset current (see	Note 4)	vO = 5 v,	V _{IC} = 5 V	85°C		26	1000	pА
	Innut bing ourrent (one)	loto ()	$V_{O} = 5 V_{i}$	VIC =.5 V	25°C		0.7		-
IВ	Input bias current (see N	NOLE 4)	$v_{\rm O} = 5 v$,	vIC = 2 v	85°C		220	2000	рА
	Common-mode input vo	ltage range			25°C	-0.2 to 9	-0.3 to 9.2		v
VICR	(see Note 5)	nage range			Full range	-0.2 to 8.5			v
					25°C	8	8.9		
∨он	High-level output voltag	e	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	-40°C	7.8	8.9		v
					85°C	7.8	8.9		
					25°C		0	50	
VOL	Low-level output voltage	Э	V _{ID} = -100 mV,	iOL = 0	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	800		
AVD	Large-signal differential amplification	voltage	V _O = 1 V to 6 V,	$R_L = 1 M\Omega$	-40°C	50	1550		V/mV
					85°C	50	585		
					25°C	65	97]
CMRR	Common-mode rejectio	n ratio	$V_{IC} = V_{ICR}$ min		-40°C	60	97		dB
					85°C	60	98]
					25°C	70	97		
^k SVR	Supply-voltage rejection (ΔVDD/ΔVIO)	n ratio	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	-40°C	60	97		dB
					85°C	60	98		<u> </u>
			· · · ·		25°C		57	92	
IDD	Supply current (four arr	plifiers)	V _O = 5 V, No load	V _{IC} = 5 V,	-40°C		98	172	μΑ
1					85°C		40	72	

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

↑ Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

8961724 OIO6668 20T



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TAT				UNIT
						TLC27L4M TLC27L9M MIN TYP 1.1 200 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.1 1.4 0.2 0.3.5 3.2 4.1 3 4.2 0 0 0 0 0 0 0 0 0 0 0 0 0	MAX		
		TLC27L4M	V _O = 1.4 V,	V _{IC} = 0,	25°C	1	1.1	10	
Vio	Input offset voltage	102704101	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			12	mV
.10	put onbot ronago	TLC27L9M	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	900	μV
L			$R_{S} = 50 \Omega,$	$R_L = 1 M\Omega$	Full range			3750	μν
αVIO	Average temperature coef offset voltage	ficient of input			25°C to 125°C		1.4		μV/°C
10	Input offset current (see N	ote 4)	V _O = 2.5 V,	VIC = 2.5 V	25°C		0.1		pА
		010 4)	V() = 2.5 V,	VIC = 2.3 V	125°C		1.4	15	nA
IIB	Input bias current (see No	te 4)	$V_{0} = 2.5 V_{1}$	V _{IC} = 2.5 V	25°C		0.6		pА
'iD			•0=2.5 •,	*IC = 2.5 V	125°C		9	35	nA
VICR	Common-mode input volta	ge range			25°C	to	to		v
•ICR	(see Note 5)				Full range	to			v
					25°C	3.2	4.1		
Vон	High-level output voltage		VID = 100 mV,	$R_L = 1 M\Omega$	-55°C	3	4.1		v
					125°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage		V _{ID} = -100 mV,	IOL = 0	−55°C		0	50	mV
					125°C		0	50	
	Large-signal differential vol	ltago			25°C	50	480		
AVD	amplification	liage	$V_{O} = 0.25 V$ to 2 V,	$R_L \approx 1 M\Omega$	_55°C	25	950		V/mV
	· · · · · · · · · · · · · · · · · · ·				125°C	25	200		
					25°C	65	94		
CMRR	Common-mode rejection ra	atio	$V_{IC} = V_{ICR}min$		-55°C	60	95		dB
					125°C	60	85		
	Supply-voltage rejection ra	tio			25°C	70	97		
KSVR	$(\Delta V_{DD}/\Delta V_{IO})$		V _{DD} = 5 V to 10 V,	V _O = 1.4 V	-55°C	60	97		dB
					125°C	60	98		
			Vo = 2.5 V,		25°C		39	68	
DD	Supply current (four amplifi	ers)	$v_0 = 2.5 v$, No load	V _{IC} = 2.5 V,	–55°C		69	120	μA
					125°C		27	48	

[†] Full range is -55°C to 125°C.
 NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
 5. This range also applies to each input individually.



8961724 0106669 146 📟

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

	PARAMETER		TEST CON	DITIONS	TAT		.C27L4N .C27L9N		UNIT
						MIN	түр	MAX	
		TLC27L4M	V _O = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
	to a standard and the standard		$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
۷ю	Input offset voltage	TLC27L9M	V _O = 1.4 V,	$V_{iC} = 0,$	25°C		210	1200	μV
		TLC27L9M	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			4300	μv
αVIO	Average temperature coe input offset voltage	fficient of			25°C to 125°C		1.4		µV/°C
		lata (1)	$V_{0} = 5 V_{1}$	VIC = 5 V	25°C		0.1		pА
10	Input offset current (see N	NOTE 4)	vO = 5 v,	vIC = 2 v	125°C		1.8	15	nA
		-4- 4)			25°C		0.7		pА
lΒ	Input bias current (see No	5te 4)	V _O = 5 V,	V _{IC} = 5 V	125°C		10	35	nA
	Common-mode input volt	age range			25°C	0 to 9	-0.3 to 9.2		v
VICR	(see Note 5)	5 5			Full range	0 to 8.5			v
					25°C	8	8.9		
∨он	High-level output voltage		V _{ID} = 100 mV,	$R_L = 1 M\Omega$	–55°C	7.8	8.8		V
					125°C	7.8	9		1
					25°C		0	50	
VOL	Low-level output voltage		$V_{1D} = -100 \text{ mV},$	$i_{OL} = 0$	–55°C		0	50] mV
					125°C		0	50	
					25°C	50	800		
AVD	Large-signal differential v amplification	voltage	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 1 M\Omega$	-55°C	25	1750		V/m
	ampinoaton				125°C	25	380		
					25°C	65	97		
CMRR	Common-mode rejection	ratio	$V_{1C} = V_{1CR}min$		~55°C	60	97		dB
					125°C	60	. 91		
	0				25°C	70	97		
^k SVR	Supply-voltage rejection (ΔVDD/ΔV10)	rauo	$V_{DD} = 5 V$ to 10 V,	V _O = 1.4 V	-55°C	60	97		dB
					125°C	60	98		
					25°C		57	92	
IDD	Supply current (four amp	olifiers)	$V_0 = 5 V$, No load	V _{IC} = 5 V,	–55°C		111	192	μΑ
					125°C		35	60	

electrical observatoristics at specified frequent temperature $N_{--} = 10 V$ (upless otherwise noted)

[†] Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and Input offset current below 5 pA were determined mathematically. 5. This range also applies to each input individually.



🖬 8961724 O1O667O 968 📟

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CON		<u>т</u>	LC27L4	1	
		TEST CON	UTIONS	MIN	TYP	MAX	UNIT
v _Ю	Input offset voltage	V _O = 1.4 V, R _S = 50 Ω,	V _{IC} = 0, R _L = 1 MΩ		1.1	10	mV
ανιο	Average temperature coefficient of input offset voltage	T _A = 25°C to 70°C			1.1		μV/°C
lio 👘	Input offset current (see Note 4)	Vo = 2.5 V,	V _{IC} = 2.5 V		0.1		pA
İВ	Input bias current (see Note 4)	V _O = 2.5 V,	VIC = 2.5 V		0.6		pA
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 4	-0.3 to 4.2		V
VOH	High-level output voltage	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	3.2	4.1		v
VOL	Low-level output voltage	V _{ID} = -100 mV,	IOL = 0		0	50	mV
Avd	Large-signal differential voltage amplification	$V_{O} = 0.25 V \text{ to } 2 V$,	$R_L = 1 M\Omega$	50	520		V/mV
CMRR	Common-mode rejection ratio	VIC = VICRmin		65	94		dB
ksvr	Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	70	97		dB
IDD	Supply current (four amplifiers)	V _O = 2.5 V, No load	V _{IC} = 2.5 V,		40	68	μA

electrical characteristics at specified free-air temperature, V_{DD} = 10 V, T_A = 25 $^\circ C$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	Т	LC27L4)	1	
		TEST CON	DITIONS	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1.4 V, R _S = 50 Ω,	V _{IC} = 0, R _L = 1 MΩ		1.1	10	mV
αvio	Average temperature coefficient of input offset voltage	T _A = 25°C to 70°C			1		μV/°C
10	Input offset current (see Note 4)	V _O = 5 V,	VIC = 5 V		0.1		pA
IB	Input bias current (see Note 4)	V _O = 5 V,	VIC = 5 V		0.7		pA
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 9	-0.3 to 9.2		v
Voн	High-level output voltage	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	8	8.9		٧
VOL	Low-level output voltage	V _{ID} = -100 mV,	IOL = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_0 = 1 V \text{ to } 6 V$,	$R_L = 1 M\Omega$	50	870		V/mV
CMRR	Common-mode rejection ratio	VIC = VICRmin		65	97		dB
ksvr	Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	70	97		dB
DD	Supply current (four amplifiers)	V _O = 5 V, No load	V _{IC} = 5 V,		57	92	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

8961724 01066718T4 🖿



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CO	TEST CONDITIONS			TLC27L4C TLC27L4AC TLC27L4BC TLC27L9C MIN TYP MAX			
			1	25°C	MIN	0.03	MAX		
			VIPP = 1 V	 0°C		0.04			
		$R_L = 1 M\Omega$		0 0 70°C		0.04			
SR	Slew rate at unity gain	C _L = 20 pF,	VIPP = 2.5 V	25°C		0.03		V/µs	
		See Figure 1		0°C		0.03			
				70°C		0.02		1	
v _n	Equivalent input noise voltage	f = 1 kHZ, See Figure 2	R _S = 20 Ω,	25°C		70		nV/√Hz	
				25°C	1	5			
Вом	Maximum output-swing bandwidth	$V_0 = V_{0H}$	CL = 20 pF, See Figure 1	0°C		6		kHz	
		$R_{L} = 1 M\Omega,$	See Figure 1	70°C		4.5			
				25°C		85			
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	0°C		100		kHz	
		See rigule 5		70°C		65			
		10	<u> </u>	25°C		34°			
\$m	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	0°C		36°]	
			g	70°C		30°		1	

operating characteristics at specified free-air temperature, $V_{DD} = 10 V$

	PARAMETER	TEST CC	TEST CONDITIONS			TLC27L4C TLC27L4AC TLC27L4BC TLC27L9C MIN TYP MAX		
			1	25°C	MIIN	0.05	MAA	
	Slew rate at unity gain		VIPP = 1 V	0°C		0.05		t
		$R_L = 1 M\Omega$,		70°C		0.04		V/µs
SR		CL = 20 pF, See Figure 1	V _{IPP} = 5.5 V	25°C		0.04		
		See rigule i		0°C		0.05		
				70°C		0.04		
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		70		nV/√Hz
				25°C	1	1		
вом	Maximum output-swing bandwidth		CL = 20 pF, See Figure 1	0°C	1	1.3		kHz
		11 <u></u> - 1 14622,	See rigule i	70°C		0.9		
				25°C		110		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	0°C		125		kHz
		Gee Figure 6		70°C		90		
		Vi - 10 -V	4_ D.	25°C		38°		
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$		0°C		40°]
			-	70°C		34°		

8961724 0106672 730 🖿 ____



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	PARAMETER	TEST CO	TEST CONDITIONS		TLC27L4I TLC27L4AI TLC27L4BI TLC27L9I			UNIT
					MIN	TYP	MAX	
				25°C		0.03		
SR			VIPP = 1 V	-40°C		0.04		
	Slew rate at unity gain	R _L ≕ 1 MΩ, C _L = 20 pF,		85°C		0.03		V/µs
		See Figure 1		25°C		0.03		
			VIPP = 2.5 V	-40°C		0.04		
				85°C	1	0.02		1
v _n	Equivalent input noise voltage	f = 1 HZ, See Figure 2	R _S = 20 Ω,	25°C		70		nV/√Hz
	······································		CL = 20 pF, See Figure 1	25°C		5		kHz
BOM	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{I} = 1 M\Omega,$		-40°C		7		
		11 <u> </u>		85°C		4		
				25°C		85		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-40°C		130		kHz
		Gee Figure 3		85°C		55		
				25°C		34°		
¢m	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF},$	f = B ₁ , See Figure 3	-40°C		38°		
		0°L = 20 pr,	occi igule o	85°C		28°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

	PARAMETER	TEST CO	TEST CONDITIONS		TLC27L4i TLC27L4Ai TLC27L4Bi TLC27L9i			UNIT
					MIN	TYP	MAX	
				25°C		0.05		
SR Slew rate at unity gain		VIPP = 1 V	-40°C		0.06			
	Slow rate at unity gain	$R_{L} = 1 M\Omega,$ $C_{L} = 20 pF,$		85°C		0.03		Mug
	ción falo al unity gant	See Figure 1		25°C		0.04		V/μs
			VIPP = 2.5 V	40°C		0.05		Í
				85°C		0.03		1
v _n	Equivalent input noise voltage	f = 1 HZ, See Figure 2	R _S = 20 Ω,	25°C		70		nV/√Hz
			C _L = 20 pF, See Figure 1	25°C		1		
вом	Maximum output-swing bandwidth	VO = VOH, RL = 1 MΩ,		-40°C	-	1.4		kHz
		1 (<u></u> – 1 19132,		85°C		0.8		
			-	25°C		110		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-40°C		155		kHz
		See rigule 3		85°C	·····	80		
				25°C		38°		
۹m	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF},$		-40°C		42°		
	, , , , , , , , , , , , , , , , , , ,	0L - 20 pr,	0001 9016 0	85°C		32°		

8961724 0106673 677 🖿



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating	characteri	stics at	specified	free-air	temperature,	V _{DD} = 5 V	

PARAMETER		TEST CO	TEST CONDITIONS		TLC27L4M TLC27L9M			UNIT
ļ				TA	MIN	TYP	MAX	
				25°C		0.03		
	Slew rate at unity gain $ \begin{array}{c} R_L = 1 \ M\Omega, \\ C_L = 20 \ pF, \\ See \ Figure \ 1 \end{array} $		Vipp = 1 V	−55°C		0.04		V/μs
				125°C		0.02		
SR				25°C		0.03		
		-55°C		0.04				
				125°C		0.02		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		70		nV/√Hz
		V _O = V _{OH} , R _I = 1 MΩ,		25°C		5		
Вом	Maximum output-swing bandwidth			-55°C		8		kHz
0		$\Box L = i \text{ wis} z,$	See Figure 1	125°C		3]
				25°C		85		
B1	Unity-gain bandwidth	V ₁ = 10 mV, See Figure 3	C _L = 20 pF,	-55°C		140		kHz
'		See Figure 3		125°C		45]
				25°C		34°		
۹m	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF},$		-55°C		39°]
	· · · · · · · · · · · · · · · · · · ·		eee . iguio o	125°C		25°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

PARAMETER		TEST CO	TEST CONDITIONS			TLC27L4M TLC27L9M		
				TA	MIN	TYP	MAX	
				25°C		0.05		
	Slew rate at unity gain		VIPP = 1 V	-55°C		0.06		
		$R_L = 1 M\Omega$,		125°C		0.03		Wue
SR		$C_L = 20 \text{ pF},$ See Figure 1	VIPP = 5.5 V	25°C		0.04		V/µs
		10001.9000		–55°C		0.06		
				125°C		0.03		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,	25°C		70		nV/√Hz
<u> </u>	Maximum output-swing bandwidth	Vo = VoH,		25°C		1		
Вом			CL = 20 pF, See Figure 1	–55°C		1.5		kHz
		$R_{L} = 1 M\Omega,$	See Figure 1	125°C		0.7		1
				25°C		110		
B ₁	Unity-gain bandwidth	Vi = 10 mV, See Figure 3	C _L = 20 pF,	-55°C		165		kHz
·		See Figure 5		125°C		70		
				25°C		38°		
{\$m}	Phase margin	$V{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF},$		-55°C		43°]
		0 - 20 pr.	Que l'iguie e	125°C		29°		

8961724 0106674 503 🖿



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics, V_{DD} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TLC27L4Y			
				MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$R_{L} = 1 M\Omega,$ $C_{L} = 20 \text{ pF},$	V _{IPP} = 1 V		0.03		
		See Figure 1	VIPP = 2.5 V		0.03		V/µs
vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R _S = 20 Ω,		70		nV/√Hz
B _{OM}	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{L} = 1 M\Omega,$	C _L = 20 pF, See Figure 1		5		kHz
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,		85		kHz
фm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 3		34°		

operating characteristics, V_{DD} = 10 V, T_A = 25°C

	PARAMETER	TEST C	TEST CONDITIONS		TLC27L4Y		
		1231 00		MIN	ТҮР	MAX	UNIT
SR	Slew rate at unity gain	$R_{L} = 1 M\Omega,$ $C_{L} = 20 \text{ pF},$	V _{IPP} = 1 V	0.05			
		See Figure 1	VIPP = 5.5 V		0.04		V/µs
v _n	Equivalent input noise voltage	f ≖ 1 kHz, See Figure 2	R _S = 20 Ω,		70		nV/√Hz
BOM	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{L} = 1 M\Omega,$	CL = 20 pF, See Figure 1		1		kHz
B1	Unity-gain bandwidth	VI = 10 mV, See Figure 3	C _L = 20 pF,		110		kHz
φm	Phase margin	VI = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3		38°		

🛲 8961724 Olo6675 44T 페



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC27L4 and TLC27L9 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.









Figure 1. Unity-Gain Amplifier






(a) SINGLE SUPPLY







(a) SINGLE SUPPLY

(b) SPLIT SUPPLY

Figure 3. Gain-of-100 Inverting Amplifier

8961724 0106676 386 📟



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC27L4 and TLC27L9 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (J and N packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.



8961724 0106677 212 📖

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output of the peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



8961724 0106678 159

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURI
VIO	Input offset voltage	Distribution	6, 7
ανιο	Temperature coefficient	Distribution	8, 9
∨он	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
VOL	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
AVD	Differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
IB/IO	Input bias and input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	29
в ₁	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
[¢] m	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive loads	34 35 36
vn	Equivalent input noise voltage	vs Frequency	37
φ	Phase shift	vs Frequency	32, 33

8961724 0106679 095 🔳



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994




INSTRUMENTS

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS


SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994



TYPICAL CHARACTERISTICS[†]



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994




TYPICAL CHARACTERISTICS[†]




SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TYPICAL CHARACTERISTICS[†]






SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

■ 8961724 0106684 452 ■ TEXAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994



TYPICAL CHARACTERISTICS†



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT vs FREQUENCY 107 V_{DD} = 5 V $R_L = 1 M\Omega$ 106 T_A = 25°C A_{VD} – Large-Signal Differential Voltage Amplification 0° 105 30° 104 Phase Shift AVD 60° 103 90° 102 Phase Shift 101 120° 150° 1 180° 0.1 100 k 1 M 1 k 10 k 1 10 100 f - Frequency - Hz

Figure 32



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994





Figure 34

Figure 35

TA - Free-Air Temperature - °C



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994



TYPICAL CHARACTERISTICS

📕 8961724 0106688 OT8 📕



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION

single-supply operation

While the TLC27L4 and TLC27L9 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27L4 and TLC27L9 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27L4 and TLC27L9 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.




Figure 38. Inverting Amplifier With Voltage Reference




8961724 0106689 ТЗ4 1

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION

single-supply operation (continued)



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common Versus Separate Supply Rails

input characteristics

The TLC27L4 and TLC27L9 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}C$ and at $V_{DD} - 1.5$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L4 and TLC27L9 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L4 and TLC27L9 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

noise performance


The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27L4 and TLC27L9 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.





SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION

noise performance (continued)







(a) NONINVERTING AMPLIFIER

(b) INVERTING AMPLIFIER


(c) UNITY-GAIN AMPLIFIER

Figure 40. Guard-Ring Schemes


output characteristics

The output stage of the TLC27L4 and TLC27L9 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC27L4 and TLC27L9 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$





T_A = 25°C f = 1 kHz VIPP = 1 V




Figure 41. Effect of Capacitive Loads and Test Circuit

■ 8961724 0106691 692 ■ TEXAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION

output characteristics (continued)

Although the TLC27L4 and TLC27L9 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (Rb) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Second, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 42. Resistive Pullup to Increase VOH




Figure 43. Compensation for Input Capacitance

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLC27L4 and TLC27L9 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L4 and TLC27L9 inputs and outputs were designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.




SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994


APPLICATION INFORMATION

latch-up (continued)

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.








NOTE: $V_{DD} = 5 V \text{ to } 16 V$






SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994



NOTE: $V_{DD} = 5 V$ to 12 V

Figure 46. Amplifier With Digital Gain Selection








🔳 8961724 0106694 3T1 💻





SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION



NOTE: Normalized to F_C = 1 kHz and R_L = 10 k Ω





$$V_{O} = \frac{R2}{R1} \left(V_{IB} - V_{IA} \right)$$



