

HM671400H Series

4,194,304-words \times 1-bit High Speed Static Random Access
Memory

HITACHI

ADE-203-086G(Z)

Rev. 8

Aug. 28, 1996

Features

- 4194304-words \times 1 bit organization
- Directly TTL compatible input and output
- +5.0 V Single Supply
- Completely static memory
- No clock or timing strobe required
- Super fast access time: 15/20 ns (Max)
- Revolutionary Pin Arrangement

Ordering Information


Type No.	Organization	Access time	Package
HM671400HJP-15	4M \times 1	15 ns	400 mil 32 pin
HM671400HJP-20		20 ns	Plastic SOJ (CP-32DB)

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.



HM671400H Series


Pin Arrangement



Pin Description

Pin Name	Function
A0 to A21	Address Input
Din	Data Input
Dout	Data Output
\overline{WE}	Write Enable
CS	Chip Select
\overline{OE}	Output Enable
V _{CC}	+5 V Power Supply
V _{CCO}	Output Buffer Power Supply
V _{SSO}	Output Buffer Ground
V _{SS}	Ground
NC	Not Connect

Block Diagram



Function Table

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Mode	Output	V_{CC} Current
H	X	X	Not Selected	High Z	$I_{\text{SB}}, I_{\text{SB1}}$
L	H	H	Output Disable	High Z	$I_{\text{CC}}, I_{\text{CC1}}$
L	H	L	Read	Data Out	$I_{\text{CC}}, I_{\text{CC1}}$
L	L	H	Write	High Z	$I_{\text{CC}}, I_{\text{CC1}}$
L	L	L	Write	High Z	$I_{\text{CC}}, I_{\text{CC1}}$

HM671400H Series

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage ^{*1}	V_{CC}	−0.5 to + 7.0	V
Voltage on any pin relative to V_{SS} ^{*1}	V_T	−0.5 to $V_{CC} + 0.5$	V
Power dissipation	P_T	1.0/1.5 ^{*2}	W
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T_{stg} (Bias)	−10 to + 85	°C
Storage Temperature Range	T_{stg}	−55 to + 125	°C

Notes: 1. With respect to $V_{SS} = V_{SSO}$

2. $P_T = 1.5$ W is guaranteed under the minimum air flow exceeding 500 linear feet per minute.

Under the dc and ac specifications shown in the Tables, this device is tested under the minimum transverse air flow exceeding 500 linear feet per minute.

Recommended DC Operating Conditions ($0^{\circ}\text{C} \leq T_a \leq 70^{\circ}\text{C}$)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}, V_{CCO}	4.5	5.0	5.5	V
	V_{SS}, V_{SSO}	0.0	0.0	0.0	V
Input High Voltage	V_{IH}	2.2	—	$V_{CC} + 0.5$	V
Input Low Voltage	V_{IL}	−0.5	—	0.8	V

HM671400H Series

DC and Operating Characteristics ($V_{CC} = V_{CCO} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = V_{SSO} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Item	Symbol	Test Conditions	15		20		Unit
			Min	Max	Min	Max	
Input Leakage Current	I_{LI}	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0 \text{ V to } V_{CC}$	—	2	—	2	μA
Output Leakage Current	I_{LO}	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$, $\overline{WE} = V_{IL}$, $V_{OUT} = 0 \text{ V to } V_{CC}$	—	10	—	10	μA
Operating Power Supply Current	I_{CC}	$\overline{CS} = V_{IL}$, $I_{OUT} = 0 \text{ mA}$	—	120	—	120	mA
Average Operating Current	I_{CC1}	Min. cycle, $I_{OUT} = 0 \text{ mA}$	—	170	—	150	mA
Standby Power Supply Current	I_{SBAC}	$\overline{CS} = V_{IH}$ Min. cycle	—	100	—	80	mA
	I_{SBDC}	$\overline{CS} = V_{IH}$ All input fixed and $V_{IN} = V_{IH}$ or V_{IL}	—	20	—	20	mA
	I_{SB1}	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$	—	10	—	10	mA
Output Low Voltage	V_{OL}	$I_{OL} = 8 \text{ mA}$	—	0.4	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -4 \text{ mA}$	2.4	—	2.4	—	V

HM671400H Series

AC Characteristics ($V_{CC} = V_{CCO} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = V_{SSO} = 0 \text{ V}$, $T_a = 0^\circ\text{C}$ to 70°C , unless otherwise noted.)

Read Cycle

Item	Symbol	15		20		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	15	—	20	—	ns
Address Access Time	t_{AA}	—	15	—	20	ns
Chip Select Access Time	t_{ACS}	—	15	—	20	ns
Chip Selection to Output in Low Z	$t_{LZ}^{*1, *2}$	5	—	5	—	ns
Output Enable to Output Valid	t_{OE}	—	8	—	10	ns
Output Enable to Output in Low Z	$t_{OLZ}^{*1, *2}$	2	—	2	—	ns
Chip Deselection to Output in High Z	$t_{HZ}^{*1, *2}$	0	7	0	8	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	ns

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured $\pm 200 \text{ mV}$ from steady state voltage with specified loading in Load(B).

Write Cycle

Item	Symbol	15		20		Unit
		Min	Max	Min	Max	
Write Cycle Time	t_{WC}^{*1}	15	—	20	—	ns
Chip Selection to End of Write	t_{CW}	12	—	15	—	ns
Address Valid to End of Write	t_{AW}	12	—	15	—	ns
Address Setup Time	t_{AS}	0	—	0	—	ns
Write Pulse Width	t_{WP}	12	—	15	—	ns
Write Recovery Time	t_{WR}	3	—	3	—	ns
Data Valid to End of Write	t_{DW}	8	—	10	—	ns
Data Hold Time	t_{DH}	0	—	0	—	ns
Write Enable to Output in High Z	$t_{WZ}^{*2, *3}$	0	7	0	8	ns
Output Disable to Output in High Z	$t_{OHZ}^{*2, *3}$	0	7	0	8	ns
Output Active from End of Write	$t_{OW}^{*2, *3}$	2	—	2	—	ns

Notes: 1. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

2. This parameter is sampled and not 100% tested.

3. Transition is measured $\pm 200 \text{ mV}$ from steady state voltage with specified with loading Load(B).

HM671400H Series


Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Max	Unit	Test Condition
Input Capacitance	C _{IN} *1	6	pF	V _{IN} = 0 V
Output Capacitance	C _{OUT} *1	8	pF	V _{OUT} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Test Conditions


- Input pulse levels: V_{SS} to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4 ns
- Output reference levels: 1.5 V




HM671400H Series

Timing Waveforms

Read Cycle-1 *¹




Read Cycle-2 *¹, *², *³




HM671400H Series

Read Cycle-3 *1, *2, *3




Write Cycle-1 *1 ($\overline{OE} = H$, \overline{WE} Controlled)




HM671400H Series

Write Cycle-2 *¹ ($\overline{OE} = H$, \overline{CS} Controlled)




Write Cycle-3 *¹ ($\overline{\text{OE}}$ = Clocked, $\overline{\text{WE}}$ Controlled)




HM671400H Series

Write Cycle-4 *¹, *² (\overline{OE} = Clocked, \overline{CS} Controlled)




- Notes:
1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).
 2. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remain in a high impedance state.

Write Cycle-5 *¹, *², *³ ($\overline{OE} = L$, \overline{WE} Controlled)



HM671400H Series

Write Cycle-6 *¹, *² ($\overline{OE} = L$, \overline{CS} Controlled)




- Notes:
1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).
 2. If the \overline{CS} low transition occurs after the \overline{WE} low transition, output remain in a high impedance state.

HM671400H Series

Package Dimension

HM761400HJP Series (CP-32DB)

Unit : mm



HM671400H Series

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

HITACHI