

Data Sheet

#### **FEATURES:**

- Single Voltage Read and Write Operations
  - 5.0V-only for the 28SF040
  - 3.0V-only for the 28LF040
  - 2.7V-only for the 28VF040
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Memory Organization: 512K x 8
- Sector Erase Capability: 256 bytes per Sector
- Low Power Consumption
  - Active Current: 15 mA (typical) for 5.0V and 10 mA (typical) for 3.0/2.7V
  - Standby Current: 5 µA (typical)
- Fast Sector Erase/Byte Program Operation
  - Byte Program Time: 35 μs (typical)
  - Sector Erase Time: 2 ms (typical)
  - Complete Memory Rewrite: 20 sec (typical)

#### • Fast Read Access Time

5.0V-only operation: 120 and 150 ns
 3.0V-only operation: 200 and 250 ns
 2.7V-only operation: 250 and 300 ns

- Latched Address and Data
- Hardware and Software Data Protection
  - 7-Read-Cycle-Sequence Software Data Protection
- End of Write Detection
  - Toggle Bit
  - Data# Polling
- TTL I/O Compatibility
- Packages Available
  - 32-Pin TSOP (8 mm x 20 mm)
  - 32-Pin PLCC
  - 32-Pin PDIP

#### PRODUCT DESCRIPTION

df.dzsc.com

The 28SF040/28LF040/28VF040 are 512K x 8 bit CMOS sector erase, byte program EEPROMs. The 28SF040/28LF040/28VF040 are manufactured using SST's proprietary, high performance CMOS SuperFlash EEPROM Technology. The split gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternative approaches. The 28SF040/28LF040/28VF040 erase and program with a single power supply. The 28SF040/28LF040/28VF040 conform to JEDEC standard pinouts for byte wide memories and are compatible with existing industry standard EPROM, flash EPROM and EEPROM pinouts.

Featuring high performance programming, the 28SF040/28LF040/28VF040 typically byte program in 35 µs. The 28SF040/28LF040/28VF040 typically sector erase in 2 ms. Both program and erase times can be optimized using interface features such as Toggle bit or Data# Polling to indicate the completion of the write cycle. To protect against an inadvertent write, the 28SF040/28LF040/28VF040 have on chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the 28SF040/28LF040/28VF040 are offered with a guaranteed sector endurance of 10<sup>4</sup> or 10<sup>3</sup> cycles. Data retention is rated greater than 100 years.

The 28SF040/28LF040/28VF040 are best suited for applications that require reprogrammable nonvolatile mass storage of program, configuration, or data memory. For all system applications, the 28SF040/28LF040/28VF040 significantly improve performance and reliability, while lowering power consumption when compared with floppy diskettes or EPROM approaches. EEPROM technology makes possible convenient and economical updating of codes and control programs online. The 28SF040/28LF040/28VF040 improve flexibility, while lowering the cost of program and configuration storage application.

The functional block diagram shows the functional blocks of the 28SF040/28LF040/28VF040. Figures 1 and 2 show the pin assignments for the 32 pin TSOP, 32 pin PDIP, and 32 pin PLCC packages. Pin description and operation modes are described in Tables 1 through 4.

#### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first. Note, during the software data protection sequence the address are latched on the rising edge of OE# or CE#, whichever occurs first.



#### **Command Definitions**

Table 3 contains a command list and a brief summary of the commands. The following is a detailed description of the operations initiated by each command.

#### Sector\_Erase Operation

The Sector\_Erase operation erases all bytes within a sector and is initiated by a setup command and an execute command. A sector contains 256 bytes. This sector erasability enhances the flexibility and usefulness of the 28SF040/28LF040/28VF040, since most applications only need to change a small number of bytes or sectors, not the entire chip.

The setup command is performed by writing 20H to the device. The execute command is performed by writing D0H to the device. The Erase operation begins with the rising edge of the WE# or CE#, whichever occurs first and terminates automatically by using an internal timer. The end of Erase can be determined using either Data# Polling, Toggle Bit, or Successive Reads detection methods. See Figure 8 for timing waveforms.

The two-step sequence of setup command followed by an execute command ensures that only memory contents within the addressed sector are erased and other sectors are not inadvertently erased.

#### Sector\_Erase Flowchart Description

Fast and reliable erasing of the memory contents within a sector is accomplished by following the sector erase flowchart as shown in Figure 17. The entire procedure consists of the execution of two commands. The Sector\_Erase operation will terminate after a maximum of 4 ms. A Reset command can be executed to terminate the erase operation; however, if the Erase operation is terminated prior to the 4 ms time-out, the sector may not be fully erased. An erase command can be reissued as many times as necessary to complete the erase operation. The 28SF040/28LF040/28VF040 cannot be "overerased".

### Chip\_Erase Operation

The Chip\_Erase operation is initiated by a setup command (30H) and an execute command (30H). The Chip\_Erase operation allows the entire array of the 28SF040/28LF040/28VF040 to be erased in one operation, as opposed to 2048 sector erase operations. Using the Chip\_Erase operation will minimize the time to re-

write the entire memory array. The Chip\_Erase operation will terminate after a maximum of 20 ms. A Reset command can be executed to terminate the Erase operation; however, if the Erase operation is terminated prior to the 20 ms time-out, the chip may not be completely erased. If an erase error occurs an erase command can be reissued as many times as necessary to complete the Erase operation. The 28SF040/28LF040/28VF040 cannot be "overerased". (See Figure 7)

#### Byte\_Program Operation

The Byte\_Program operation is initiated by writing the setup command (10H). Once the program setup is performed, programming is executed by the next WE# pulse. See Figures 4 and 5 for timing waveforms. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first, and begins the program operation. The Program operation is terminated automatically by an internal timer. See Figure 15 for the programming flowchart.

The two-step sequence of a setup command followed by an execute command ensures that only the addressed byte is programmed and other bytes are not inadvertently programmed.

#### The Byte\_Program Flowchart Description

Programming data into the 28SF040/28LF040/28VF040 is accomplished by following the Byte\_Program flow-chart shown in Figure 15. The Byte\_Program command sets up the byte for programming. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first and begins the Program operation. The end of program can be detected using either the Data# Polling, Toggle bit, or Successive reads.

#### **Reset Operation**

The Reset command is provided as a means to safely abort the Erase or Program command sequences. Following either setup commands (erase or program) with a write of FFH will safely abort the operation. Memory contents will not be altered. After the Reset command, the device returns to the read mode. The Reset command does not enable software data protection. See Figure 7 for timing waveforms.



#### Read

The Read operation is initiated by setting CE#, and OE# to logic low and setting WE# to logic high (See Table 2). See Figure 3 for read memory timing waveform. The Read operation from the host retrieves data from the array. The device remains enabled for read until another operation mode is accessed. During initial power-up, the device is in the Read mode and is software data protected. The device must be unprotected to execute a Write command.

The Read operation of the 28SF040/28LF040/28VF040 are controlled by OE# and CE# at logic low. When CE # is high, the chip is deselected and only standby power will be consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when CE# or OE# are high.

#### Read\_ID operation

The Read\_ID operation is initiated by writing a single command (90H). A read of address 0000H will output the manufacturer's code (BFH). A read of address 0001H will output the device code (04H). Any other valid command will terminate this operation.

#### **Data Protection**

In order to protect the integrity of nonvolatile data storage, the 28SF040/28LF040/28VF040 provide both hardware and software features to prevent inadvertent writes to the device, for example, during system power-up or power-down. Such provisions are described below.

#### **Hardware Data Protection**

The 28SF040/28LF040/28VF040 are designed with hardware features to prevent inadvertent writes. This is done in the following ways:

- Write Inhibit Mode: OE# low, CE#, or WE# high will inhibit the Write operation.
- 2. Noise/Glitch Protection: A WE# pulse width of less than 15 ns will not initiate a write cycle.
- 3.  $V_{CC}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{CC}$  is less than 2.5V.
- 4. After power-up the device is in the read mode and the device is in the software data protect state.

#### Software Data Protection (SDP)

The 28SF040/28LF040/28VF040 have software methods to further prevent inadvertent writes. In order to perform an Erase or Program operation, a two-step command sequence consisting of a set-up command followed by an execute command avoids inadvertent erasing and programming of the device.

The 28SF040/28LF040/28VF040 will default to software data protection after power up. A sequence of seven consecutive reads at specific addresses will unprotect the device The address sequence is 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 041AH. The address bus is latched on the rising edge of OE# or CE#, whichever occurs first. A similar seven read sequence of 1823H, 1820H, 1822H, 0418H, 041BH, 0419H, 040AH will protect the device. Also refer to Figures 9 and 10 for the 6 read cycle sequence Software Data Protection. The I/O pins can be in any state (i.e., high, low, or tristate).

#### **Write Operation Status Detection**

The 28SF040/28LF040/28VF040 provide three means to detect the completion of a write cycle, in order to optimize the system write cycle time. The end of a write cycle (erase or program) can be detected by three means: 1) monitoring the Data# Polling bit; 2) monitoring the Toggle bit; or 3) by two successive reads of the same data. These three detection mechanisms are described below.

The actual completion of the nonvolatile Write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with the DQ used. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

#### Data# Polling (DQ7)

The 28SF040/28LF040/28VF040 feature Data# Polling to indicate the Write operation status. During a Write operation, any attempt to read the last byte loaded during the byte-load cycle will receive the complement of the true data on DQ7. Once the write cycle is completed, DQ7 will show true data. The device is then ready for the next operation. See Figure 11 for Data Polling timing waveforms. In order for Data# Polling to function correctly, the byte being polled must be erased prior to programming.

#### Toggle Bit (DQ<sub>6</sub>)

An alternative means for determining the Write operation status is by monitoring the Toggle Bit,  $DQ_6$ . During a Write operation, consecutive attempts to read data from the device will result in  $DQ_6$  toggling between logic 0 (low) and logic 1 (high). When the write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 12 for Toggle Bit timing waveforms.

#### Successive Reads


An Alternative means for determining an end of a write cycle is by reading the same address for two consecutive data matches.

#### **Product Identification**

The Product Identification mode identifies the device as 28SF040/28LF040/28VF040 and the manufacturer as SST. This mode may be accessed by hardware and software operations. The hardware operation is typically used by an external programmer to identify the correct algorithm for the 28SF040/28LF040/28VF040. Users may wish to use the software operation to identify the device (i.e., using the device code). For details see Table 2 for the hardware operation and Figure 18 for the software operation. The manufacturer and device codes are the same for both operations.

#### PRODUCT IDENTIFICATION TABLE

	Byte	Data
Manufacturer's Code	0000 H	BF H
Device Code	0001 H	04 H








FIGURE 1: STANDARD PIN ASSIGNMENTS FOR 32-PIN TSOP PACKAGES




FIGURE 2: PIN ASSIGNMENTS FOR 32-PIN PLASTIC DIPS AND 32-PIN PLCCS

TABLE 1: PIN DESCRIPTION

Symbol	Pin Name	Functions
A <sub>18</sub> -A <sub>8</sub>	Row Address Inputs	To provide memory addresses. Row addresses define a sector.
A <sub>7</sub> -A <sub>0</sub>	Column Address Inputs	Selects the byte within the sector.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/Output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE#, CE # is high.
CE#	Chip Enable	To activate the device when CE # is low. (1)
OE#	Output Enable	To gate the data output buffers. (1)
WE#	Write Enable	To control the write operations. (1)
Vcc	Power Supply	To provide 5-volt supply ( $\pm$ 10%) for the 28SF040, 3-volt supply (3.0-3.6V) for the 28LF040 and 2.7-volt supply (2.7-3.6V) for the 28VF040
Vss	Ground	

Note: (1) This pin is considered an input for the purposes of the DC Operation Characteristics Table.



TABLE 2: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	VIL	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Byte Program	VIL	VIH	VIL	DiN	A <sub>IN</sub> , See Table 3
Sector Erase	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	A <sub>IN,</sub> See Table 3
Standby	$V_{IH}$	X	X	High Z	X
Write Inhibit	Χ	VIL	X	High Z/ Dout	X
Write Inhibit	Χ	X	V <sub>IH</sub>	High Z/ D <sub>OUT</sub>	X
Software Chip Erase	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	See Table 3
Product Identification					
Hardware Mode	$V_{IL}$	VIL	V <sub>IH</sub>	Manufacturer Code (BF)	$A_{18}$ - $A_{1}$ = $V_{IL}$ , $A_{9}$ = $V_{H}$ , $A_{0}$ = $V_{IL}$
				Device Code (04)	$A_{18}$ - $A_{1}$ = $V_{IL}$ , $A_{9}$ = $V_{H}$ , $A_{0}$ = $V_{IH}$
Software Mode	VIL	VIL	VIH		See Table 3
SDP Enable & Disable Mode	VIL	VIL	V <sub>IH</sub>		See Table 3
Reset	$V_{IL}$	VIH	VIL		See Table 3

310 PGM T2.1

TABLE 3: SOFTWARE COMMAND SUMMARY

Command	Required	Setup Command Cycle			<b>Execute Command Cycle</b>			SDP <sup>(5)</sup>
Summary	Cycle(s)	Type <sup>(1)</sup>	Addr <sup>(2,3)</sup>	Data <sup>(4)</sup>	Type <sup>(1)</sup>	Addr <sup>(2,3)</sup>	Data <sup>(4)</sup>	
Sector_Erase	2	W	X	20H	W	SA	D0H	N
Byte_Program	2	W	X	10H	W	PA	PD	N
Chip_Erase	2	W	X	30H	W	Χ	30H	N
Reset	1	W	X	FFH				Υ
Read_ID	3	W	X	90H	R	(8)	(8)	Υ
Software_Data_Protect	7	R	(6)					
Software_Data_Unprotect	7	R	(7)					

310 PGM T3.0

#### Notes:

- 1. Type definition: W = Write, R = Read, X= don't care
- 2. Addr (Address) definition:  $SA = Sector Address = A_{18} A_{8}$ , sector size = 256 bytes;  $A_{7}$   $A_{0} = X$  for this command.
- 3. Addr (Address) definition: PA = Program Address = A<sub>18</sub> A<sub>0</sub>.
- 4. Data definition: PD = Program Data, H = number in hex.
- 5. SDP = Software Data Protect mode using 7 Read Cycle Sequence.
  - a) Y = the operation can be executed with protection enabled
  - b) N = the operation cannot be executed with protection enabled
- 6. Refer to Figure 10 for the 7 Read Cycle sequence for Software\_Data\_Protect.
- 7. Refer to Figure 9 for the 7 Read Cycle sequence for Software\_Data\_Unprotect.
- 8. Address 0000H retrieves the manufacturer code of BFH and address 0001H retrieves the device code of 04H.

TABLE 4: MEMORY ARRAY DETAIL

Sector Select	Byte Select	
A <sub>18</sub> - A <sub>8</sub>	A <sub>7</sub> - A <sub>0</sub>	



Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>CC</sub> + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>CC</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	-0.5V to 14.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hole Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>(1)</sup>	100 mA
Note: (1) Outputs shorted for no more than one second. No more than one output shorted at a time.	

#### 28SF040 OPERATING RANGE

Range	Ambient Temp	V <sub>CC</sub>
Commercial	0°C to +70°C	5V±10%
Industrial	-40°C to +85°C	5V±10%

### 28LF040 OPERATING RANGE

Range	Ambient Temp	Vcc
Commercial	0°C to +70°C	3.0V to 3.6V
Industrial	-40°C to +85°C	3.0V to 3.6V

#### 28VF040 OPERATING RANGE

Range	Ambient Temp	Vcc
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	-40°C to +85°C	2.7V to 3.6V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF
See Figures 13 and 14	

Table 5: 28SF040 DC OPERATING CHARACTERISTICS

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
Icc	Power Supply Current				CE# = OE# = $V_{IL}$ , WE# = $V_{IH}$ , all I/Os open
	Read		25	mA	Address input = $V_{IL}/V_{IH}$ , at f=1/ $T_{RC}$ Min. $V_{CC} = V_{CC}$ Max
	Program and Erase		40	mA	CE# =WE# =V <sub>IL</sub> , OE# =V <sub>IH</sub> V <sub>CC</sub> =V <sub>CC</sub> Max.
I <sub>SB1</sub>	Standby V <sub>CC</sub> Current (TTL input)		3	mA	$CE\# = OE\# = WE\# = V_{IH}, V_{CC} = V_{CC}$ Max.
I <sub>SB2</sub>	Standby V <sub>CC</sub> Current (CMOS input)		20	μA	$CE\# = OE\# = WE\# = V_{CC} - 0.3V$ , $V_{CC} = V_{CC} Max$
ILI	Input Leakage Current		1	μA	$V_{IN} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.
$I_{LO}$	Output Leakage Current		10	μA	$V_{OUT}$ =GND to $V_{CC}$ , $V_{CC}$ = $V_{CC}$ Max.
VIL	Input Low Voltage		0.8	V	V <sub>CC</sub> = V <sub>CC</sub> Max.
$V_{IH}$	Input High Voltage	2.0		V	Vcc = Vcc Max.
$V_{OL}$	Output Low Voltage		0.4	V	$I_{OL}$ = 2.1 mA, $V_{CC}$ = $V_{CC}$ Min.
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$ , $V_{CC} = V_{CC}$ Min.
VH	Supervoltage for A <sub>9</sub>	11.6	12.4	V	CE#=OE#=V <sub>IL</sub> ,WE#=V <sub>IH</sub>
IH	Supervoltage Current for A <sub>9</sub>		200	μA	CE#=OE#= $V_{IL}$ ,WE#= $V_{IH}$ , $A_9 = V_H$ Max.

310 PGM T5.0

TABLE 6: 28LF040/28VF040 DC OPERATING CHARACTERISTICS

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
Icc	Power Supply Current				CE# = OE# = $V_{IL}$ , WE# = $V_{IH}$ , all I/Os open
	Read		10	mA	Address input = $V_{IL}/V_{IH}$ , at f=1/ $T_{RC}$ Min. $V_{CC} = V_{CC}$ Max
	Program and Erase		25	mA	$CE\# = WE\# = V_{IL}, OE\# = V_{IH}$ $V_{CC} = V_{CC} Max.$
I <sub>SB1</sub>	Standby Vcc Current (TTL input)		1	mA	CE# =OE# =WE# = V <sub>IH</sub> , V <sub>CC</sub> =V <sub>CC</sub> Max.
I <sub>SB2</sub>	Standby V <sub>CC</sub> Current (CMOS input)		20	μA	$CE\# = OE\# = WE\# = V_{CC} - 0.3V$ , $V_{CC}=V_{CC}$ Max
ILI	Input Leakage Current		1	μA	$V_{IN}$ = GND to $V_{CC}$ , $V_{CC}$ = $V_{CC}$ Max.
ILO	Output Leakage Current		10	μA	$V_{OUT} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.
VIL	Input Low Voltage		0.8	V	V <sub>CC</sub> = V <sub>CC</sub> Max.
$V_{IH}$	Input High Voltage	2.0		V	$V_{CC} = V_{CC} Max.$
$V_{OL}$	Output Low Voltage		0.4	V	$I_{OL}$ = 100 $\mu$ A, $V_{CC}$ = $V_{CC}$ Min.
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH}$ = -100 $\mu$ A, $V_{CC}$ = $V_{CC}$ Min.
$V_{H}$	Supervoltage for A <sub>9</sub>	11.6	12.4	V	$CE\#=OE\#=V_{IL},WE\#=V_{IH}$
lH	Supervoltage Current for A <sub>9</sub>		200	μA	CE#=OE#= $V_{IL}$ ,WE#= $V_{IH}$ , A9 = $V_H$ Max.



TABLE 7: POWER-UP TIMINGS

Symbol	Parameter	Maximum	Units
T <sub>PU-READ</sub> <sup>(1)</sup>	Power-up to Read Operation	10	ms
T <sub>PU-WRITE</sub> <sup>(1)</sup>	Power-up to Write Operation	10	ms

310 PGM T7.0

Table 8: Capacitance (T<sub>a</sub> = 25 °C, f=1 MHz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> (1)	I/O Pin Capacitance	V <sub>I/O</sub> = 0V	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

310 PGM T8.0

Note: (1)This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
NEND	Endurance	1,000 & 10,000 <sup>(2)</sup>	Cycles	MIL-STD-883, Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103
V <sub>ZAP</sub> _H <sub>BM</sub> <sup>(1)</sup>	ESD Susceptibility Human Body Model	1000	Volts	JEDEC Standard A114
Vzap_mm <sup>(1)</sup>	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100	mA	JEDEC Standard 78

310 PGM T9.2

**Note:** (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter. (2) See Ordering Information for desired type.



#### **AC CHARACTERISTICS**

TABLE 10: 28SF040 READ CYCLE TIMING PARAMETERS

IEEE	Industry		28SF040-120		28SF040-150		
Symbol	Symbol	Parameter	Min	Max	Min	Max	Units
tAVAV	T <sub>RC</sub>	Read Cycle Time	120		150		ns
tAVQV	T <sub>AA</sub>	Address Access Time		120		150	ns
tELQV	T <sub>CE</sub>	Chip Enable Access Time		120		150	ns
tGLQV	TOE	Output Enable Access Time		50		70	ns
tEHQZ	T <sub>CLZ</sub> <sup>(1)</sup>	CE# Low to Active Output	0		0		ns
tGHQZ	T <sub>OLZ</sub> <sup>(1)</sup>	OE# Low to Active Output	0		0		ns
tELQX	T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		30		40	ns
tGLQX	T <sub>OHZ</sub> <sup>(1)</sup>	OE# High to High-Z Output		30		40	ns
tAXQX	T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		0		ns

310 PGM T10.1

TABLE 11: 28LF040 READ CYCLE TIMING PARAMETERS

IEEE	Industry		28LF040-200		28LF04	10-250	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Units
tAVAV	$T_RC$	Read Cycle time	200		250		ns
tAVQV	$T_AA$	Address Access Time		200		250	ns
tELQV	T <sub>CE</sub>	Chip Enable Access Time		200		250	ns
tGLQV	T <sub>OE</sub>	Output Enable Access Time		120		120	ns
tEHQZ	$T_{CLZ}^{(1)}$	CE# Low to Active Output	0		0		ns
tGHQZ	$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		0		ns
tELQX	T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		60		60	ns
tGLQX	$T_{OHZ}^{(1)}$	OE# High to High-Z Output		60		60	ns
tAXQX	T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		0		ns

310 PGM T11.0

TABLE 12: 28VF040 READ CYCLE TIMING PARAMETERS

IEEE	Industry		28VF040-250		28VF04	40-300	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Units
tAVAV	T <sub>RC</sub>	Read Cycle time	250		300		ns
tAVQV	$T_AA$	Address Access Time		250		300	ns
tELQV	T <sub>CE</sub>	Chip Enable Access Time		250		300	ns
tGLQV	T <sub>OE</sub>	Output Enable Access Time		120		150	ns
tEHQZ	$T_{CLZ}^{(1)}$	CE# Low to Active Output	0		0		ns
tGHQZ	$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		0		ns
tELQX	T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		60		60	ns
tGLQX	$T_{OHZ}^{(1)}$	OE# High to High-Z Output		60		60	ns
tAXQX	T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		0		ns

310 PGM T12.0



TABLE 13: 28SF040 ERASE/PROGRAM CYCLE TIMING PARAMETERS

IEEE	Industry				
Symbol	Symbol	Parameter	Min	Max	Units
tAVA	$T_BP$	Byte Program Cycle Time		40	μs
tWLWH	$T_WP$	Write Pulse Width (WE#)	100		ns
tAVWL	T <sub>AS</sub>	Address Setup Time	10		ns
tWLAX	$T_AH$	Address Hold Time	50		ns
tELWL	T <sub>CS</sub>	CE# Setup Time	0		ns
tWHEX	T <sub>CH</sub>	CE# Hold Time	0		ns
tGHWL	T <sub>OES</sub>	OE# High Setup Time	10		ns
tWGL	T <sub>OEH</sub>	OE# High Hold Time	10		ns
tWLEH	T <sub>CP</sub>	Write Pulse Width (CE#)	100		ns
tDVWH	$T_{DS}$	Data Setup Time	50		ns
tWHDX	$T_DH$	Data Hold Time	10		ns
tWHWL2	$T_SE$	Sector Erase Cycle Time		4	ms
	T <sub>RST</sub> <sup>(1)</sup>	Reset Command Recovery Time		4	μs
tWHWL3	T <sub>SCE</sub>	Software Chip_Erase Cycle Time		20	ms
tEHEL	T <sub>CPH</sub>	CE# High Pulse Width	50		ns
tWHWL1	$T_WPH$	WE# High Pulse Width	50		ns
	T <sub>PCP</sub> <sup>(1)</sup>	Protect Chip Enable Pulse Width	10		ns
	T <sub>PCH</sub> <sup>(1)</sup>	Protect Chip Enable High Time	10		ns
	T <sub>PAS</sub> <sup>(1)</sup>	Protect Address Setup Time	0		ns
	T <sub>PAH</sub> <sup>(1)</sup>	Protect Address Hold Time	50		ns ns

310 PGM T13.0

**Note:** (1)This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.




TABLE 14: 28LF040/28VF040 ERASE/PROGRAM CYCLE TIMING PARAMETERS

IEEE	Industry				
Symbol	Symbol	Parameter	Min	Max	Units
tAVA	$T_BP$	Byte Program Cycle Time		40	μs
tWLWH	$T_WP$	Write Pulse Width (WE#)	200		ns
tAVWL	T <sub>AS</sub>	Address Setup Time	10		ns
tWLAX	$T_AH$	Address Hold Time	100		ns
tELWL	T <sub>CS</sub>	CE# Setup Time	0		ns
tWHEX	T <sub>CH</sub>	CE# Hold Time	0		ns
tGHWL	T <sub>OES</sub>	OE# High Setup Time	20		ns
tWGL	$T_OEH$	OE# High Hold Time	20		ns
tWLEH	$T_CP$	Write Pulse Width (CE#)	200		ns
tDVWH	$T_{DS}$	Data Setup Time	100		ns
tWHDX	$T_DH$	Data Hold Time	20		ns
tWHWL2	T <sub>SE</sub>	Sector Erase Cycle Time		4	ms
	T <sub>RST</sub> <sup>(1)</sup>	Reset Command Recovery Time		4	μs
tWHWL3	T <sub>SCE</sub>	Software Chip_Erase Cycle Time		20	ms
tEHEL	$T_CPH$	CE# High Pulse Width	50		ns
tWHWL1	$T_{WPH}$	WE# High Pulse Width	50		ns
	T <sub>PCP</sub> <sup>(1)</sup>	Protect Chip Enable Pulse Width	20		ns
	T <sub>PCH</sub> <sup>(1)</sup>	Protect Chip Enable High Time	20		ns
	T <sub>PAS</sub> <sup>(1)</sup>	Protect Address Setup Time	0		ns
	T <sub>PAH</sub> <sup>(1)</sup>	Protect Address Hold Time	100		ns

310 PGM T14.0


**Note:** (1)This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.





310 ILL F03.2

FIGURE 3: READ CYCLE TIMING DIAGRAM



310 AC F04.0






FIGURE 5: CE# CONTROLLED BYTE PROGRAM TIMING DIAGRAM

310 AC F05.0




FIGURE 6: RESET COMMAND TIMING DIAGRAM








FIGURE 7: CHIP\_ERASE TIMING DIAGRAM

310 AC F07.0








NOTE: A. ADDRESSES ARE LA TCHED INTERNALLY ON THE RISING EDGE OF:

- 1. OE# IF CE# IS KEPT AT LOW ALL TIME.
- 2. CE# IF OE# IS KEPT AT LOW ALL TIME.
- 3. THE FIRST PIN TO GO HIGH IF BOTH ARE TOGGLED.
- B. ABOVE ADDRESS VALUES ARE IN HEX.
- C. ADDRESSES > A12 ARE "DON'T CARE"

310 ILL F09.1

FIGURE 9: SOFTWARE DATA UNPROTECT TIMING DIAGRAM




NOTE: A. ADDRESSES ARE LA TCHED INTERNALLY ON THE RISING EDGE OF:

- 1. OE# IF CE# IS KEPT AT LOW ALL TIME.
- 2. CE# IF OE# IS KEPT AT LOW ALL TIME.
- 3. THE FIRST PIN TO GO HIGH IF BOTH ARE TOGGLED.
- B. ABOVE ADDRESS VALUES ARE IN HEX.
- C. ADDRESSES > A12 ARE "DON'T CARE"

310 ILL F10.2






Note: This time interval signal can be  $T_{\mbox{\footnotesize{SE}}}$  or  $T_{\mbox{\footnotesize{BP}}}$  depending upon the selected operation mode.

310 AC F11.0


FIGURE 11: DATA# POLLING TIMING DIAGRAM



Note: This time interval signal can be  $T_{SE}$  or  $T_{BP}$ , depending upon the selected operation mode.

310 AC F12.0





AC test inputs are driven at  $V_{OH}$  (2.4  $V_{TTL}$ ) for a logic "1" and  $V_{OL}$  (0.4  $V_{TTL}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IH}$  (2.0  $V_{TTL}$ ) and  $V_{IL}$  (0.8  $V_{TTL}$ ). Inputs rise and fall times (10%  $\leftrightarrow$  90%) are <10 ns.

FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORM




FIGURE 14: TEST LOAD EXAMPLE






FIGURE 15: BYTE PROGRAM FLOWCHART






FIGURE 16: WRITE WAIT OPTIONS






FIGURE 17: SECTOR\_ERASE FLOWCHART







FIGURE 18: SOFTWARE PRODUCT ID FLOW



#### PRODUCT ORDERING INFORMATION





28SF040 Valid combinations SST28SF040-120-4C- EH SST28SF040-120-4C- PH SST28SF040-150-4C- EH SST28SF040-150-4C- PH	SST28SF040-120-4C- NH SST28SF040-150-4C- NH	SST28SF040-150-4C- U2
SST28SF040-120-3C- EH SST28SF040-120-3C- PH SST28SF040-150-3C- EH SST28SF040-150-3C- PH	SST28SF040-120-3C- NH SST28SF040-150-3C- NH	
SST28SF040-120-4I- EH SST28SF040-150-4I- EH	SST28SF040-120-4I- NH SST28SF040-150-4I- NH	
<b>28LF040 Valid combinations</b> SST28LF040-200-4C- EH SST28LF040-200-4C- PH SST28LF040-250-4C- EH SST28LF040-250-4C- PH	SST28LF040-200-4C- NH SST28LF040-250-4C- NH SST28LF040-250-4C- U2	
SST28LF040-200-3C- EH SST28LF040-200-3C- PH SST28LF040-250-3C- EH SST28LF040-250-3C- PH	SST28LF040-200-3C- NH SST28LF040-250-3C- NH SST28LF040-250-3C- U2	
SST28LF040-200-4I- EH	SST28LF040-200-4I- NH	
<b>28VF040 Valid combinations</b> SST28VF040-250-4C- EH SST28VF040-250-4C- PH SST28VF040-300-4C- EH SST28VF040-300-4C- PH	SST28VF040-250-4C- NH SST28VF040-300-4C- NH SST28VF040-300-4C- U2	
SST28VF040-250-3C- EH SST28VF040-250-3C- PH SST28VF040-300-3C- EH SST28VF040-300-3C- PH	SST28VF040-250-3C- NH SST28VF040-300-3C- NH SST28VF040-300-3C- U2	
SST28VF040-250-4I- EH	SST28VF040-250-4I- NH	

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.