查询MC33272A供应商



# Single Supply, High Slew Rate Low Input Offset Voltage, Bipolar Operational Amplifiers

The MC33272/74 series of monolithic operational amplifiers are quality fabricated with innovative Bipolar design concepts. This dual and quad operational amplifier series incorporates Bipolar inputs along with a patented Zip-R-Trim element for input offset voltage reduction. The MC33272/74 series of operational amplifiers exhibits low input offset voltage and high gain bandwidth product. Dual-doublet frequency compensation is used to increase the slew rate while maintaining low input noise characteristics. Its all NPN output stage exhibits no deadband crossover distortion, large output voltage swing, and an excellent phase and gain margin. It also provides a low open loop high frequency output impedance with symmetrical source and sink AC frequency performance.


The MC33272/74 series is specified over -40° to +85°C and are available in plastic DIP and SOIC surface mount packages.

- Input Offset Voltage Trimmed to 100 µV (Typ)
- Low Input Bias Current: 300 nA
- Low Input Offset Current: 3.0 nA
- High Input Resistance: 16 MΩ
- Low Noise: 18 nV/ √Hz @ 1.0 kHz
- High Gain Bandwidth Product: 24 MHz @ 100 kHz
- High Slew Rate: 10 V/µs
- Power Bandwidth: 160 kHz
- Excellent Frequency Stability
- Unity Gain Stable: w/Capacitance Loads to 500 pF
- Large Output Voltage Swing: +14.1 V/ –14.6 V


MOTOROLA ANALOG IC DEVICE DATA

- Low Total Harmonic Distortion: 0.003%
- Power Supply Drain Current: 2.15 mA per Amplifier
- Single or Split Supply Operation: +3.0 V to +36 V or ±1.5 V to ±18 V
- · ESD Diodes Provide Added Protection to the Inputs

Op Amp Function	Device	Operating Temperature Range	Package
Dual	MC33272AD	3272AP	SO8
	MC33272AP		Plastic DIP
Quad MC33274AD		$T_A = -40^\circ \text{ to } +85^\circ \text{C}$	SO-14
	MC33274AP		Plastic DIP



捷多邦,专业PCB打样工厂,24小时



6367253 0100547 6T2

2

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage	V <sub>CC</sub> to V <sub>EE</sub>	+36	v	
Input Differential Voltage Range	VIDR	(Note 1)	V	
Input Voltage Range	VIR	(Note 1)	v	
Output Short Circuit Duration (Note 2)	tsc	Indefinite	sec	
Maximum Junction Temperature	TJ	+150	°C	
Storage Temperature	T <sub>stg</sub>	-60 to +150	°C	
Maximum Power Dissipation	PD	(Note 2)	mW	

NOTES: 1. Either or both input voltages should not exceed V<sub>CC</sub> or V<sub>EE</sub>. 2. Power dissipation must be considered to ensure maximum junction temperature (T<sub>u</sub>) is not exceeded (see Figure 2).


## DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = +15 V, V<sub>EE</sub> = -15 V, T<sub>A</sub> = 25°C, unless otherwise noted.)

Characteristics	Figure	Symbol	Min	Тур	Max	Unit
Input Offset Voltage ( $R_S = 10 \Omega$ , $V_{CM} = 0 V$ , $V_O = 0 V$ ) ( $V_{CC} = +15 V$ , $V_{EE} = -15 V$ ) $T_A = +25^{\circ}C$ $T_A = -40^{\circ} to +85^{\circ}C$	3	IVIOI	_	0.1	1.0 1.8	mV
(V <sub>CC</sub> = 5.0 V, V <sub>EE</sub> = 0) T <sub>A</sub> = +25°C			_	_	2.0	
Average Temperature Coefficient of Input Offset Voltage $R_S = 10 \Omega$ , $V_{CM} = 0 V$ , $V_O = 0 V$ , $T_A = -40^{\circ}$ to +85°C	3	Δνιο/Δτ	_	2.0	_	μV/°C
Input Bias Current (V <sub>CM</sub> = 0 V, V <sub>O</sub> = 0 V) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C	4, 5	lΒ	_	300 —	650 800	nA
Input Offset Current (V <sub>CM</sub> = 0 V, V <sub>O</sub> = 0 V) $T_A = +25^{\circ}C$ $T_A = -40^{\circ}$ to +85°C		IIOI	_	3.0 —	65 80	nA
Common Mode Input Voltage Range ( $\Delta V_{IO}$ = 5.0 mV, $V_O$ = 0 V) $T_A$ = +25°C	6	VICR	V <sub>EE</sub> to (V <sub>CC</sub> -1.8)		V	
Large Signal Voltage Gain (V <sub>O</sub> = 0 V to 10 V, R <sub>L</sub> = 2.0 k $\Omega$ ) T <sub>A</sub> = +25°C T <sub>A</sub> = -40° to +85°C	7	AVOL	90 86	100	_	dB
	8, 9, 12	Vo+ Vo- Vo+ Vo-	13.4  13.4 	13.9 13.9 14 14.7	-13.5 	v
$R_L = 2.0 \text{ k}\Omega$		VOH	3.7		5.0	
Common Mode Rejection (Vin = +13.2 V to -15 V)   Power Supply Rejection   V <sub>CC</sub> /V <sub>EE</sub> = +15 V/ -15 V, +5.0 V/ -15 V, +15 V/ -5.0 V	13 14, 15	CMR PSR	80 80	100 105		dB dB
Output Short Circuit Current (VID = 1.0 V, Output to Ground) Source Sink	16	Isc	+25 -25	+37 -37	_	mA
Power Supply Current Per Amplifier ( $V_O = 0 V$ ) ( $V_{CC} = +15 V$ , $V_{EE} = -15 V$ ) $T_A = +25^{\circ}C$ $T_A = -40^{\circ} \text{ to } +85^{\circ}C$ ( $V_{CC} = 5.0 V$ , $V_{EE} = 0 V$ ) $T_A = +25^{\circ}C$	17	lcc	_	2.15	2.75 3.0 2.75	mA


AC ELECTRICAL CHARACTERISTICS (	CC = +15 V, VEE = -15 V, TA = 25°C, unles	s otherwise noted.)
---------------------------------	---	---------------------

Characteristics	Figure	Symbol	Min	Тур	Max	Unit
Slew Rate (V <sub>in</sub> = -10 V to +10 V, R <sub>L</sub> = 2.0 kΩ, C <sub>L</sub> = 100 pF, A <sub>V</sub> = +1.0 V)	18, 33	SR	8.0	10	_	V/µs
Gain Bandwidth Product (f = 100 kHz)	19	GBW	17	24		MHz
AC Voltage Gain ( $R_L = 2.0 \text{ k}\Omega$ , $V_Q = 0 \text{ V}$ , f = 20 kHz)	20, 21, 22	Avo	_	65		dB
Unity Gain Frequency (Open Loop)		fu		5.5	_	MHz
Gain Margin (R <sub>L</sub> = 2.0 k $\Omega$ , C <sub>L</sub> $\simeq$ 0 pF)	23, 24, 26	Am	-	12		dB
Phase Margin ( $R_L = 2.0 \text{ k}\Omega$ , $C_L = 0 \text{ pF}$ )	23, 25, 26	¢m	-	55		Degrees
Channel Separation (f = 20 Hz to 20 kHz)	27	CS		-120	-	dB
Power Bandwidth ( $V_O = 20 V_{pp}$ , $R_L = 2.0 k\Omega$ , THD $\leq 1.0\%$ )		BWP	_	160	-	kHz
Total Harmonic Distortion (R <sub>L</sub> = 2.0 kΩ, f = 20 Hz to 20 kHz, V <sub>O</sub> = 3.0 V <sub>TINS</sub> , A <sub>V</sub> = +1.0)	28	THD	-	0.003	-	%
Open Loop Output Impedance (VO = 0 V, f = 6.0 MHz)	29	IZOI	_	35	_	Ω
Differential Input Resistance (V <sub>CM</sub> = 0 V)		RIN	-	16	- 1	MΩ
Differential Input Capacitance (V <sub>CM</sub> = 0 V)		CIN	_	3.0		pF
Equivalent Input Noise Voltage ( $R_S = 100 \Omega$ , f = 1.0 kHz)	30	en	-	18		nV/√Hz
Equivalent Input Noise Current (f = 1.0 kHz)	31	in	-	0.5	-	pA/√Hz

### Figure 1. Equivalent Circuit Schematic (Each Amplifier)



2-239






Figure 4. Input Bias Current versus Common Mode Voltage

-4.0

0 4.0


VCM, COMMON MODE VOLTAGE (V)


8.0

12

16

Figure 5. Input Bias Current versus Temperature





I IB, INPUT BIAS CURRENT (nA)

50 0 -16

-12 -8.0

#### Figure 8. Split Supply Output Voltage Swing Figure 9. Split Supply Output Saturation versus Supply Voltage Voltage versus Load Current 40 Vcc V<sub>sat</sub> , OUTPUT SATURATION VOLTAGE (V) Source $T_A = 25^{\circ}C$ V<sub>O</sub>, OUTPUT VOLTAGE (V<sub>pp</sub>) V<sub>CC</sub> –1.0 TA = -55°C 30 TA = 125°C $R_L = 10 k\Omega$ V<sub>CC</sub>-2.0 $T_A = 25^{\circ}C$ 20 $R_L = 2.0 k\Omega$ VEE +2.0 Sink $T_A = 25^{\circ}C$ -55°C 10 TΑ VEE +1.0 125 Τ۸ VCC = +5.0 V to +18 V VEE = -5.0 V to -18 V 0 VEE 0 5.0 10 15 20 ō 5.0 10 15 VCC, VEE SUPPLY VOLTAGE (V) IL, LOAD CURRENT (±mA)

### MC33272A MC33274A

Figure 10. Single Supply Output Saturation Voltage versus Load Resistance to Ground




Figure 11. Single Supply Output Saturation Voltage versus Load Resistance to VCC




Figure 12. Output Voltage versus Frequency 28 HI ПΠ 24 ТП V<sub>O</sub>, OUTPUT VOLTAGE (V<sub>pp</sub>) 20 16 П V<sub>CC</sub> = +15 V 12 VEE = -15 V  $R_L = 2.0 k\Omega$ 8 Av = +1.0 THD = ≤1.0%


111

Ш

100 k

f, FREQUENCY (Hz)

Figure 13. Common Mode Rejection versus Frequency



20

4

0

10k

T<sub>A</sub> = 25°C

1 I I I I I I

10 k

н

1 0M

1.0 M

versus Frequency 120 тттт ..... +PSR, POWER SUPPLY REJECTION (dB) V<sub>CC</sub> = +15 V = 125°C Vee = -15 V 100 ∆Vcc = ±1.5 V ПП 1111 80 = -55°C 60 የ Vcc ADM o ∆vo 40 V<sub>EE</sub> 20 ∆VO/ADM SR = 20Log ΔVçç 0 10 100 1.0 k 10 k 100 k 1.0 M f, FREQUENCY (Hz)

Figure 14. Positive Power Supply Rejection

Figure 15. Negative Power Supply Rejection versus Frequency




Figure 16. Output Short Circuit Current versus Temperature





Figure 17. Supply Current versus Supply Voltage







Figure 19. Gain Bandwidth Product versus Temperature



6367253 0100552 TET 1

2




Figure 21. Gain and Phase versus Frequency 25 80 20 100 15 120  $T_A = 25^{\circ}C$  $C_L = 0 pF$ 1/ PHASE (DEGREES) AV, VOLTAGE GAIN (dB) 10 40 5.0 160 180 0 -5.0 200 18 -10 1A — Phase V<sub>CC</sub> = 18 V, V<sub>EE</sub> = -18 V 2A — Phase V<sub>CC</sub> = 1.5 V, V<sub>EE</sub> = -1.5 V 1B — Gain V<sub>CC</sub> = 18 V, V<sub>EE</sub> = -1.5 V 2B — Gain V<sub>CC</sub> = 1.5 V, V<sub>EE</sub> = -1.5 V 220 é -15 240 2E -20 -25 100 k 1.0 M 10 M 100 M f, FREQUENCY (Hz)

Figure 22. Open Loop Voltage Gain and Phase versus Frequency




Figure 23. Open Loop Gain Margin and Phase Margin versus Output Load Capacitance




Figure 24. Open Loop Gain Margin versus Temperature





Figure 25. Phase Margin versus Temperature



6367253 0100553 9T6 I




Figure 27. Channel Separation versus Frequency




Figure 28. Total Harmonic Distortion versus Frequency






Figure 30. Input Referred Noise Voltage versus Frequency




6367253 0100554 832 1

Figure 29. Output Impedance versus Frequency












Figure 33. Noninverting Amplifier Slew Rate for the MC33274




t, TIME (2.0 µs/DIV)

Figure 34. Noninverting Amplifier Overshoot for the MC33274



t, TIME (2.0 ns/DIV)

Figure 35. Small Signal Transient Response for MC33274



t, TIME (2.0 µs/DIV)

Figure 36. Large Signal Transient Response for MC33274

