May 1992


National Semiconductor

## DM54LS373/DM74LS373, DM54LS374/DM74LS374 TRI-STATE® Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops


#### **General Description**

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. (Continued)

- Features
- Choice of 8 latches or 8 D-type flip-flops in a single package
- TRI-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines



Order Number DM54LS373J, DM54LS373W. DM74LS373N or DM74LS373WM J20A, M20B, N20A or W20A





DM54LS373/DM74LS373, **'RI-S** TATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops DM54LS374/DM74LS374

#### General Description (Continued)

The eight latches of the DM54/74LS373 are transparent Dtype latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

- -- --

The eight flip-flops of the DM54/74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

#### **Function Tables**

DM54/74LS373

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

#### DM54/74LS374


Output Control	Enabl <del>e</del> G	D	Output
L	н	н	н
L	н	L	L
L	L	x	Qo
н	x	X	z


Output Control	Clock	D	Output
L	↑ (	н	н
L	↑	L	L
L	L	X	Q <sub>0</sub>
Н	x	x	z

H = High Level (Steady State), L = Low Level (Steady State), X = Don't Care

 $\label{eq:q_asymp_state} \begin{array}{l} \uparrow = \mbox{Transition from low-to-high level, } Z = \mbox{High Impedance State} \\ Q_0 = \mbox{The level of the output before steady-state input conditions were established.} \end{array}$ 

#### Logic Diagrams





2

## Absolute Maximum Ratings (See Note)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 7V

 Input Voltage
 7V

 Storage Temperature Range
 -65°C to + 150°C

 Operating Free Air Temperature Range
 -55°C to + 125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter			DM54LS373	3	DM74LS373			Units
			Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Input	Votage	2			2	[		v
VIL	Low Level Input	Voltage			0.7			0.8	v
Юн	High Level Outp	ut Current			-1	i		-2.6	mA
OL	Low Level Outpu	it Current			12			24	mA
tw	Pulse Width Enable High (Note 2) Enable Low	Enable High	15			15			
		15			15			ns	
t <sub>SU</sub>	Data Setup Time	e (Notes 1 & 2)	5↓			5 J			ns
t <sub>H</sub>	Data Hold Time	(Notes 1 & 2)	20 J			20 J			ns
TA	Free Air Operat	ing Temperature	-55		125	0		70	°C

0°C to +70°C

Note 1: The symbol (  $\downarrow$  ) indicates the falling edge of the clock pulse is used for reference.

Note 2:  $T_A \approx 25^{\circ}C$  and  $V_{CC} = 5V$ .

DM74LS

#### 'LS373 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_{I} = -18 \text{ mA}$				-1.5	v
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min I <sub>OH</sub> = Max	DM54	2.4	3.4		v
		V <sub>iL</sub> = Max V <sub>IH</sub> = Min	DM74	2.4	3.1		v
VOL	$I_{OL} = Ma$ $V_{IL} = Ma$ $V_{IH} = Min$ $I_{OL} = 12$	V <sub>CC</sub> = Min I <sub>OL</sub> = Max	DM54		0.25	0.4	
		V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74		0.35	0.5	v
		$I_{OL} = 12 \text{ mA}$ $V_{CC} = Min$	DM74			0.4	
4	Input Current @ Max Input Voitage	$V_{CC} = Max, V_I = 7V$				0.1	mA
III	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_1 = 0.4V$				-0.4	mA
lozн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
loz⊾	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-20	μΑ
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		- 100	mA
	Output Current	(Note 2)	DM74	-50		-225	
lcc	Supply Current	$V_{CC} = Max, OC = 4.5V,$ $D_{n}, Enable = GND$			24	40	mA

3

	Parameter (Input) To								
Symbol			)		5 pF	C <sub>L</sub> = 150			Units
		(Outpu	ŋ	Min	Max	Min	м	ax	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Data to Q			18		2	6	ns
tPHL	Propagation Delay Time High to Low Level Output	Data to Q			18		2	27	ns
tрLH	Propagation Delay Time Low to High Level Output	Enable to Q	nable to		30		3	8	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Enable to Q	3		30		3	6	ns
<sup>t</sup> PZH	Output Enable Time to High Level Output	Output Contro to Any	4		28		3	6	ns
<sup>t</sup> PZL	Output Enable Time to Low Level Output	Output Contro to Any (	e i		36		5	i0	ns
<sup>t</sup> PHZ	Output Disable Time from High Level Output (Note 3)	Output Contro to Any	4		20				ns
<sup>t</sup> PLZ	Output Disable Output Time from Low Contro Level Output (Note 3) to Any (				25				ns
Note 3: C <sub>L</sub> =	nmended Operating		ons	ould not exce			DM74LS37	4	1
Symbol	Parameter		Min	Nom	Max	Min	Nom	Max	Uni
/cc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	- v
Чн	High Level Input Voltage		2			2	<b> </b>		v
/iL	Low Level Input Voltage				0.7			0.8	v
он	High Level Output Current				-1			-2.6	m
OL	Low Level Output Current				12		ľ	24	m/
w	Pulse Width	Clock High	15			15			ns
	(Note 4)	Clock Low	15			15			
SU	Data Setup Time (Notes 1 & 4	)	20 ↑	L	<u> </u>	20↑			ns
	Data Hold Time (Notes 1 & 4)		1↑		<u> </u>	11			ns
H Ta	Free Air Operating Temperatu			125	0				

4

🗰 6207755 0096236 1a7 📷

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_j = -18 \text{ mA}$				-1.5	V
VOH High Level Output Volta	High Level Output Voltage	V <sub>CC</sub> = Min	DM54	2.4	3.4		
		l <sub>OH</sub> = Max V <sub>IL</sub> ≕ Max V <sub>IH</sub> = Min	DM74	2.4	3.1		v
VOL Low Level Output Voltage	Low Level Output Voltage	V <sub>CC</sub> = Min	DM54		0.25	0.4	
		I <sub>OL</sub> = Max V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74		0.35	0.5	v
	$I_{OL} = 12 \text{ mA}$ $V_{CC} = Min$	DM74		0.25	0.4		
h	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
Ін	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
l <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
югн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μΑ
lozl	Off-State Output Current with Low Level Output Voltage Applied	$\label{eq:VCC} \begin{array}{l} V_{CC} = Max, V_O = 0.4V \\ V_{IH} = Min, V_{IL} = Max \end{array}$			-20	μΑ	
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	DM54	-50		225	mA
	Supply Current	$V_{CC} = Max, D_n = GND, OC = 4.5V$	DM74	-50	L	-225	

# 'LS374 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25$ °C


(See Section 1 for Test Waveforms and Output Load)

	$\mathbf{R}_{\mathbf{L}} = 667\Omega$					
Symbol	Parameter	C <sub>L</sub> =	45 pF	C <sub>L</sub> = 150 pF		Units
		Min	Max	Min	Max	
fmax	Maximum Clock Frequency	35		20		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output		28		32	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		28		38	ns
t <sub>PZH</sub>	Output Enable Time to High Level Output		28		44	ns
t <sub>PZL</sub>	Output Enable Time to Low Level Output		28		44	ns
<sup>t</sup> PHZ	Output Disable Time from High Level Output (Note 3)		20			ns
t <sub>PLZ</sub>	Output Disable Time from Low Level Output (Note 3)		25			ns

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $C_L = 5 \text{ pF}.$ 




6

■ 6501122 0086538 864 ■



■ 6501755 0096238 Jul

----



65011220086540412 🎟