MOTOROLA SEMICONDUCTOR TECHNICAL DATA

PCM Codec-Filter

The MC145554, MC145557, MC145564, and MC145567 are all per channel PCM Codec-Filters. These devices perform the voice digitization and reconstruction as well as the band limiting and smoothing required for PCM systems. They are designed to operate in both synchronous and asynchronous applications and contain an on-chip precision voltage reference. The MC145554 (Mu-Law) and MC145557 (A-Law) are general purpose devices that are offered in 16-pin packages. The MC145564 (Mu-Law) and MC145567 (A-Law), offered in 20-pin packages, add the capability of analog loopback and push--pull power amplifiers with adjustable gain.

These devices have an input operational amplifier whose output is the input to the encoder section. The encoder section immediately low-pass filters the analog signal with an active R-C filter to eliminate very-high-frequency noise from being modulated down to the pass band by the switched capacitor filter. From the active R-C filter, the analog signal is converted to a differential signal. From this point, all analog signal processing is done differentially. This allows processing of an analog signal that is twice the amplitude allowed by a single-ended design, which reduces the significance of noise to both the inverted and non-inverted signal paths. Another advantage of this differential design is that noise injected via the power supplies is a common-mode signal that is cancelled when the inverted and non-inverted signals are recombined. This dramatically improves the power supply rejection ratio.

After the differential converter, a differential switched capacitor filter band passes the analog signal from 200 Hz to 3400 Hz before the signal is digitized by the differential compressing A/D converter.

The decoder accepts PCM data and expands it using a differential D/A converter. The output of the D/A is low-pass filtered at 3400 Hz and sinX/X compensated by a differential switched capacitor filter. The signal is then filtered by an active R-C filter to eliminate the out-of-band energy of the switched

These PCM Codec-Filters accept both long-frame and short-frame industry standard clock formats. They also maintain compatibility with Motorola's family of TSACs and MC3419/MC34120 SLIC products.

The MC145554/57/64/67 family of PCM Codec-Filters utilizes CMOS due to its reliable low-power performance and proven capability for complex analog/digital VLSI functions.

MC145554/57 (16-Pin Package)

- Fully Differential Analog Circuit Design for Lowest Noise
- Performance Specified for Extended Temperature Range of 40 to + 85°C
- Transmit Band-Pass and Receive Low-Pass Filters On-Chip
- Active R-C Pre-Filtering and Post-Filtering
- Mu-Law Companding MC145554
- A-Law Companding MC145557
- On-Chip Precision Voltage Reference (2.5 V)
- Typical Power Dissipation of 40 mW, Power Down of 1.0 mW at ± 5 V

MC145564/67 (20-Pin Package) — All of the Features of the MC145554/57 Plus:


- Mu-Law Companding MC145564
- A-Law Companding MC145567
- Push-Pull Power Drivers with External Gain Adjust
- Analog Loopback

MC145554 MC145557 MC145564 MC145567






PIN ASSIGNMENTS



FUNCTIONAL BLOCK DIAGRAM



^{*} MC145564 and MC145567 only.

DEVICE DESCRIPTION

A codec—filter is used for digitizing and reconstructing the human voice. These devices were developed primarily for the telephone network to facilitate voice switching and transmission. Once the voice is digitized, it may be switched by digital switching methods or transmitted long distance (T1, microwave, satellites, etc.) without degradation. The name codec is an acronym from "COder" (for the A/D used to digitize voice) and "DECoder" (for the D/A used for reconstructing voice). A codec is a single device that does both the A/D and D/A conversions.

To digitize intelligible voice requires a signal-to-distortion ratio of about 30 dB over a dynamic range of about 40 dB. This can be accomplished with a linear 13-bit A/D and D/A, but will far exceed the required signal-to-distortion ratio at amplitudes greater than 40 dB below the peak amplitude. This excess performance is at the expense of data per sample. Methods of data reduction are implemented by compressing the 13-bit linear scheme to companded 8-bit schemes. There are two companding schemes used: Mu-255 Law specifically in North America, and A-Law specifically in Europe. These companding schemes are accepted world wide. These companding schemes follow a segmented or "piecewise-linear" curve formatted as sign bit, three chord bits, and four step bits. For a given chord, all sixteen of the steps have the same voltage weighting. As the voltage of the analog input increases, the four step bits increment and carry to the three chord bits which increment. When the chord bits increment, the step bits double their voltage weighting. This results in an effective resolution of six bits (sign + chord + four step bits) across a 42 dB dynamic range (seven chords above zero, by 6 dB per chord). Tables 3 and 4 show the linear quantization levels to PCM words for the two companding schemes.

In a sampling environment, Nyquist theory says that to properly sample a continuous signal, it must be sampled at a frequency higher than twice the signal's highest frequency component. Voice contains spectral energy above 3 kHz, but its absence is not detrimental to intelligibility. To reduce the digital data rate, which is proportional to the sampling rate, a sample rate of 8 kHz was adopted, consistent with a bandwidth of 3 kHz. This sampling requires a low-pass filter to limit the high frequency energy above 3 kHz from distorting the in-band signal. The telephone line is also subject to 50/60 Hz power line coupling, which must be attenuated from the signal by a high-pass filter before the A/D converter.

The D/A process reconstructs a staircase version of the desired in-band signal, which has spectral images of the in-band signal modulated about the sample frequency and its harmonics. These spectral images, called aliasing components, need to be attenuated to obtain the desired signal. The low-pass filter used to attenuate these aliasing components is typically called a reconstruction or smoothing filter.

The MC145554/57/64/67 PCM Codec-Filters have the codec, both presampling and reconstruction filters, and a precision voltage reference on-chip, and require no external components.

PIN DESCRIPTION

DIGITAL

FSR

Receive Frame Sync

This is an 8 kHz enable that must be synchronous with BCLK $_{\rm R}$. Following a rising FS $_{\rm R}$ edge, a serial PCM word at D $_{\rm R}$ is clocked by BCLK $_{\rm R}$ into the receive data register. FS $_{\rm R}$ also initiates a decode on the previous PCM word. In the absence of FS $_{\rm R}$, the length of the FS $_{\rm R}$ pulse is used to determine whether the I/O conforms to the Short Frame Sync or Long Frame Sync convention.

DR Receive Digital Data Input

BCLKR/CLKSEL

Receive Data Clock and Master Clock Frequency Selector

If this input is a clock, it must be between 128 kHz and 4.096 MHz, and synchronous with FSp. In synchronous applications this pin may be held at a constant level; then BCLKx is used as the data clock for both the transmit and receive sides, and this pin selects the assumed frequency of the master clock (see Table 1 in Functional Description).

MCLKR/PDN Receive Master Clock and Power-Down Control

Because of the shared DAC architecture used on these devices, only one master clock is needed. Whenever FS χ is clocking, MCLK χ is used to derive all internal clocks, and the MCLK η /PDN pin merely serves as a power–down control. If MCLK η /PDN pin is held low or is clocked (and at least one of the frame syncs is present), the part is powered up. If this pin is held high, the part is powered down. If FS χ is absent but FS η is still clocking, the device goes into receive half–channel mode, and MCLK η (if clocking) generates the internal clocks.

MCLKχ Transmit Master Clock

This clock is used to derive the internal sequencing clocks; it must be 1.536 MHz, 1.544 MHz, or 2.048 MHz.

BCLKX Transmit Data Clock

BCLK χ may be any frequency between 128 kHz and 4.096 MHz, but it should be synchronous with MCLK χ .

Dχ Transmit Digital Data Output

This output is controlled by FS χ and BCLK χ to output the PCM data word; otherwise this pin is in a high-impedance state.

FSχ

Transmit Frame Sync

This is an 8 kHz enable that must be synchronous with BCLK χ . A rising FS χ edge initiates the transmission of a

serial PCM word, clocked by BCLK χ , out of D χ . If the FS χ pulse is high for more than eight BCLK χ periods, the D χ and $\overline{\text{TS}\chi}$ outputs will remain in a low–impedance state until FS χ is brought low. The length of the FS χ pulse is used to determine whether the transmit and receive digital I/O conforms to the Short Frame Sync or to the Long Frame Sync convention.

TSχ Transmit Time Slot Indicator

This is an open-drain output that goes low whenever the D_X output is in a low-impedance state (i.e., during the transmit time slot when the PCM word is being output) for enabling a PCM bus driver.

ANLB

Analog Loopback Control Input (MC145564/67 Only)

When held high, this pin causes the input of the transmit RC active filter to be disconnected from GS_X and connected to VPO+ for analog loopback testing. This pin is held low in normal operation.

ANALOG

GSχ Gain-Setting Transmit

This output of the transmit gain–adjust operational amplifier is internally connected to the encoder section of the device. It must be used in conjunction with VFxI– and VFxI+ to set the transmit gain for a maximum signal amplitude of 2.5 V peak. This output can drive a 600 Ω load to 2.5 V peak.

VFχ1-Voice-Frequency Transmit Input (Inverting)

This is the inverting input of the transmit gain-adjust operational amplifier.

VFxI+ Voice-Frequency Transmit Input (Non-Inverting)

This is the non-inverting input of the transmit gain-adjust operational amplifier.

VFRO Voice-Frequency Receive Output

This receive analog output is capable of driving a 600 Ω load to 2.5 V peak.

VPI Voltage Power Input (MC145564/67 Only)

This is the inverting input to the first receive power amplifier. Both of the receive power amplifiers can be powered down by connecting this input to VBB.

VPO-

Voltage Power Output (Inverted) (MC145564/67 Only)

This inverted output of the receive push–pull power amplifiers can drive 300 Ω to 3.3 V peak.

VPO+

Voltage Power Output (Non-Inverted) (MC145554/67 Only)

This non-inverted output of the receive push-pull power amplifier pair can drive 300 Ω to 3.3 V peak.

POWER SUPPLY

GNDA Analog Ground

This terminal is the reference level for all signals, both analog and digital. It is 0 V.

VCC Positive Power Supply

V_{CC} is typically 5 V.

V_{BB} Negative Power Supply

V_{BB} is typically - 5 V.

FUNCTIONAL DESCRIPTION

ANALOG INTERFACE AND SIGNAL PATH

The transmit portion of these codec-filters includes a lownoise gain setting amplifier capable of driving a 600 Ω load. Its output is fed to a three-pole anti-aliasing pre-filter. This pre-filter incorporates a two-pole Butterworth active lowpass filter, and a single passive pole. This pre-filter is followed by a single ended-to-differential converter that is clocked at 256 kHz. All subsequent analog processing utilizes fully differential circuitry. The next section is a fully-differential, five-pole switched capacitor low-pass filter with a 3.4 kHz passband. After this filter is a 3-pole switched-capacitor high-pass filter having a cutoff frequency of about 200 Hz. This high-pass stage has a transmission zero at dc that eliminates any dc coming from the analog input or from accumulated operational amplifier offsets in the preceding filter stages. The last stage of the high-pass filter is an autozeroed sample and hold amplifier.

One bandgap voltage reference generator and digital-toanalog converter (DAC) are shared by the transmit and
receive sections. The autozeroed, switched-capacitor bandgap reference generates precise positive and negative reference voltages that are independent of temperature and
power supply voltage. A binary-weighted capacitor array
(CDAC) forms the chords of the companding structure, while
a resistor string (RDAC) implements the linear steps within
each chord. The encode process uses the DAC, the voltage
reference, and a frame-by-frame autozeroed comparator to
implement a successive-approximation conversion algorithm. All of the analog circuitry involved in the data conversion — the voltage reference, RDAC, CDAC, and
comparator — are implemented with a differential architecture.

The receive section includes the DAC described above, a

The receive section includes the DAC described above, a sample and hold amplifier, a five–pole 3400 Hz switched capacitor low–pass filter with sinX/X correction, and a two–pole active smoothing filter to reduce the spectral components of the switched capacitor filter. The output of the smoothing filter is a power amplifier that is capable of driving a 600 Ω load. The MC145564 and MC145567 add a pair of power amplifiers that are connected in a push–pull configuration; two external resistors set the gain of both of the

complementary outputs. The output of the second amplifier may be internally connected to the input of the transmit antialiasing filter by bringing the ANLB pin high. The power amplifiers can drive unbalanced 300 Ω loads or a balanced 600 Ω load; they may be powered down independent of the rest of the chip by tying the VPI pin to VBB.

MASTER CLOCKS

Since the codec-filter design has a single DAC architecture, only one master clock is used. In normal operation (both frame syncs clocking), the MCLKX is used as the master clock, regardless of whether the MCLKR/PDN pin is clocking or low. The same is true if the part is in transmit half-channel mode (FSX clocking, FSR held low). But if the codec-filter is in the receive half-channel mode, with FSR clocking and FSX held low, MCLKR is used for the internal master clock if it is clocking; if MCLKR is low, then MCLKX is still used for the internal master clock. Since only one of the master clocks is used at any given time, they need not be synchronous.

The master clock frequency must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. The frequency that the codec-filter expects depends upon whether the part is a Mu-Law or an A-Law part, and on the state of the BCLK_R/CLKSEL pin. The allowable options are shown In Table 1. When a level (rather than a clock) is provided for BCLK_R/CLKSEL, BCLK_X is used as the bit clock for both transmit and receive.

Table 1. Master Clock Frequency Determination

	Master Clock Frequency Expected						
BCLKR/CLKSEL	MC145554/64	MC145557/67					
Clocked, 1, or Open	1.536 MHz 1.544 MHz	2.048 MHz					
0	2.048 MHz	1.536 MHz 1.544 MHz					

FRAME SYNCS AND DIGITAL I/O

These codec–filters can accommodate both of the industry standard timing formats. The Long Frame Sync mode is used by Motorola's MC145500 family of codec–filters and the UDLT family of digital loop transceivers. The Short Frame Sync mode is compatible with the IDL (Interchip Digital Link) serial format used in Motorola's ISDN family and by other companies in their telecommunication devices. These codec–filters use the length of the transmit frame sync (FS χ) to determine the timing format for both transmit and receive unless the part is operating in the receive half–channel mode.

In the Long Frame Sync mode, the frame sync pulses must be at least three bit clock periods long. The D $_X$ and \overline{TS}_X outputs are enabled by the logical ANDing of FS $_X$ and BCLK $_X$; when both are high, the sign bit appears at the D $_X$ output. The next seven rising edges of BCLK $_X$ clock out the

remaining seven bits of the PCM word. The D_X and $\overline{TS_X}$ outputs return to a high impedance state on the falling edge of the eighth bit clock or the falling edge of FS $_X$, whichever comes later. The receive PCM word is clocked into D_R on the eight falling BCLK $_R$ edges following an FS $_R$ rising edge.

For Short Frame Sync operation, the frame sync pulses must be one bit clock period long. On the first BCLKx rising edge after the falling edge of BCLKx has latched FSx high, the Dx and TSx outputs are enabled and the sign bit is presented on Dx. The next seven rising edges of BCLKx clock out the remaining seven bits of the PCM word; on the eighth BCLKx falling edge, the Dx and TSx outputs return to a high impedance state. On the second falling BCLKR edge following an FSR rising edge, the receive sign bit is clocked into DR. The next seven BCLKR falling edges clock in the remaining seven bits of the receive PCM word.

Table 2 shows the coding format of the transmit and receive PCM words.

HALF-CHANNEL MODES

In addition to the normal full-duplex operating mode, these codec-filters can operate in both transmit and receive halfchannel modes. Transmit half-channel mode is entered by holding FSR low. The VFRO output goes to analog ground but remains in a low impedance state (to facilitate a hybrid interface); PCM data at DR is ignored. Holding FS x low while clocking FSR puts these devices in the receive half-channel mode. In this state, the transmit input operational amplifier continues to operate, but the rest of the transmit circuitry is disabled; the D_X and TS_X outputs remain in a high impedance state. MCLKR is used as the internal master clock if it is clocking. If MCLKR is not clocking, then MCLKX is used for the internal master clock, but in that case it should be synchronous with FSR. If BCLKR is not clocking, BCLKX will be used for the receive data, just as in the full-channel operating mode. In receive half-channel mode only, the length of the FSR pulse is used to determine whether Short Frame Sync or Long Frame Sync timing is used at DR.

POWER-DOWN

Holding both FS χ and FS $_R$ low causes the part to go into the power–down state. Power–down occurs approximately 2 ms after the last frame sync pulse is received. An alternative way to put these devices in power–down is to hold the MCLK $_R$ /PDN pin high. When the chip is powered down, the D χ , $\overline{TS}\chi$, and GS χ outputs are high impedance, the VF $_R$ O, VPO–, and VPO+ operational amplifiers are biased with a trickle current so that their respective outputs remain stable at analog ground. To return the chip to the power–up state, MCLK $_R$ /PDN must be low or clocking and at least one of the frame sync pulses must be present. The D χ and $\overline{TS}\chi$ outputs will remain in a high–impedance state until the second FS χ pulse after power–up.

Table 2. PCM Data Format

	Mu	-Law (MC145554	/64)	A-Law (MC145557/67)					
Level	Sign Bit	Chord Bits	Step Bits	Sign Bit	Chord Bits	Step Bits			
+ Full Scale	1	000	0000	1	010	1010			
+ Zero	1	111	1111	1	101	0101			
– Zero	0	111	1111	0	101	0101			
- Full Scale	0	000	0000	0	010	1010			

MAXIMUM RATINGS (Voltage Referenced to GNDA)

Ratin	g	Symbol	Value	Unit
DC Supply Voltage	V _{CC} to V _{BB} V _{CC} to GNDA V _{BB} to GNDA	-	- 0.5 to + 13 - 0.3 to + 7.0 - 7.0 to + 0.3	V
Voltage on Any Analog In	put or Output Pin		V _{BB} - 0.3 to V _{CC} + 0.3	٧
Voltage on Any Digital Inp	ut or Output Pin		GNDA - 0.3 to V _{CC} + 0.3	٧
Operating Temperature R	ange	TA	- 40 to + 85	°C
Storage Temperature Ran	nge	T _{stg}	- 85 to + 150	°C

This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $V_{\mbox{in}}$ and $V_{\mbox{out}}$ be constrained to the range $V_{\mbox{SS}}$ \leq (V_{in} or V_{out}) \leq V_{DD} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., VBB, GNDA, or VCC).

WED CURRING 40 to + 95°C)

Characteristic	Min	Тур	Max	Unit	
DC Supply Voltage	VCC VBB	4.75 4.75	5.0 - 5.0	5.25 - 5.25	٧
Active Power Dissipation (No Load)	MC145554/57 MC145564/67 MC145564/67, VPI = V _{BB}	=	40 45 40	60 70 60	mW
Power-Down Dissipation (No Load)	MC145554/57 MC145564/67 MC145564/67, VPI = V _{BB}	_	1.0 2.0 1.0	3.0 5.0 3.0	mW

GITAL I EVELS (VCC = $5 \text{ V} \pm 5\%$, VBR = $-5 \text{ V} \pm 5\%$, GNDA = 0 V, TA = $-40 \text{ to} + 85^{\circ}\text{C}$)

Characteristic		Symbol	Min	Max	Unit
Input Low Voltage		VIL		0.6	٧
Input High Voltage		VIH	2.2		V
Output Low Voltage	D_X or $\overline{TS_X}$, $I_{OL} = 3.2 \text{ mA}$	VOL		0.4	V
Output High Voltage	D _X , I _{OH} = - 3.2 mA I _{OH} = - 1.6 mA	Voн	2.4 V _{CC} - 0.5	_	٧
Input Low Current	GNDA ≤ V _{in} ≤ V _{CC}	liL	- 10	+ 10	μА
Input High Current	GNDA ≤ V _{in} ≤ V _{CC}	ЧН	- 10	+ 10	μА
Output Current in High Impedance State	GNDA ≤ D _X ≤ V _{CC}	loz	-10	+ 10	μА

ANALOG ELECTRICAL CHARACTERISTICS

 $\underline{(\text{V}_{CC} = \pm.5 \text{ V} \pm 5\%, \text{V}_{BB} = -5 \text{ V} \pm 5\%, \text{VFxI} - \text{Connected to GSx, T}_{A} = -40 \text{ to} \pm 85 ^{\circ}\text{C})}$

Chai	Min	Тур	Max	Unit	
Input Current (- 2.5 ≤ V _{in} ≤ + 2.5 V)	VF _X I+, VF _X I-		± 0.05	± 0.2	μА
AC Input Impedance to GNDA (1 kHz)	VFxI+, VFxI-	10	20	 	MΩ
Input Capacitance	VFxI+, VFxI-		+	10	pF
Input Offset Voltage of GS _X Op Amp	VFxI+, VFxI-			± 25	mV
Input Common Mode Voltage Range	VFxI+, VFxI-	- 2.5	 _	2.5	T I
Input Common Mode Rejection Ratio		65	2.5	+	
Unity Gain Bandwidth of GS _X Op Amp (F	VF _X I+, VF _X I-				dB
			1000	_	kHz
DC Open Loop Gain of GS _X Op Amp (R _I		75	<u> </u>		dB
Equivalent Input Noise (C-Message) Bet		-20		dBrnC0	
Output Load Capacitance for GS _X Op Ar	np	0		100	pF
Output Voltage Range for GS _X	- 3.5 - 2.8	=	+ 3.5 + 2.8	V-	
Output Current (-2.8 V ≤ V _{out} ≤ + 2.8 V)	GS _X , VF _R O	± 5.0	 		mA
Output Impedance VFRO (0 to 3.4 kHz)	X. 11		1	 	Ω
Output Load Capacitance for VFRO		0		500	pF
VFRO Output DC Offset Voltage Referen	ced to GNDA			± 100	mV
Transmit Power Supply Rejection	Positive, 0 to 100 kHz, C-Message	45			dBC
	Negative, 0 to 100 kHz, C-Message	45	l –	_	
Receive Power Supply Rejection	Positive, 0 to 100 kHz, C-Message	50			dBC
	Positive, 4 kHz to 25 kHz	50	_	_	dB
	Positive, 25 kHz to 50 kHz	43	l –	_	dB
	Negative, 0 to 100 kHz, C-Message Negative, 4 kHz to 25 kHz	50	–	_	dBC
	45		_	dB	
	Negative, 25 kHz to 50 kHz	38	_	_	dB

MC145564/67 Power Drivers

Input Current (- 1 V ≤ VPI ≤ + 1 V)	VPI	_	±0.05	±0.5	μА
Input Resistance (- 1 V ≤ VPI ≤ + 1 V)	VPI		10		MΩ
Input Offset Voltage (VPI Connected to VPO-)	VPI		 	±50	mV
Output Resistance, Inverted Unity Gain	VPO+ or VPO-		1		Ω
Unity Gain Bandwidth, Open Loop	VPO-		400		kHz
Load Capacitance ($\infty \Omega \ge R_{load} \ge 300 \Omega$) VPO+ α	or VPO- to GNDA	0		1000	pF
Gain from VPO- to VPO+ (R _{load} = 300 Ω , VPO+ to GNDA Level at = 1.77 Vrms, +3 dBm0)	VPO-	_	-1	_	V/V
Maximum 0 dBm0 Level for Better than \pm 0.1 dB Linearity Over the Range $-$ 10 dBm0 to $+$ 3 dBm0 (For R $_{load}$ between VPO+ and VPO-)	$R_{load} = 600 \Omega$ $R_{load} = 1200 \Omega$ $R_{load} = 10 k\Omega$	3.3 3.5 4.0			Vrms
Power Supply Rejection of V _{CC} or V _{BB} (VPO- Connected to VPI) VPO+ or VPO- to GNDA	0 to 4 kHz 4 to 50 kHz	55 35			dB
Differential Power Supply Rejection of V _{CC} or V _{BB} (VPO- Connecte VPO+ to V	50	_	_	dB	

ANALOG TRANSMISSION PERFORMANCE

 $(V_{CC} = +5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%, \text{GNDA} = 0 \text{ V}, \text{ 0 dBm0} = 1.2276 \text{ Vrms} = +4 \text{ dBm @ }600 \ \Omega, \text{FS}_X = \text{FS}_B = 8 \text{ kHz}, \\ BCLK_X = MCLK_X = 2.048 \text{ MHz Synchronous Operation, VF}_{XI} - \text{Connected to GS}_X, T_{A} = -40 \text{ to } +85^{\circ}\text{C} \text{ Unless Otherwise Noted})$

End-to-End

		Ena-to	J-E.IIG	~	_			
Characteristic	1	Min	Max	Min	Max	Min	Max	Unit
Absolute Gain (0 dBm0 @ 1.02 kHz, T _A = 25°C, V _{CC} =	5 V, V _{BB} = - 5 V)		_	-0.25	- 0.25	- 0.25	+ 0.25	dB
Absolute Gain Variation with Temperature	_	_		± 0.03 ± 0.06	_	± 0.03 ± 0.06	dB	
Absolute Gain Variation with Power Supply ($V_{CC} = 5 \text{ V}$, $V_{BB} = -5 \text{ V}$, $\pm 5\%$)	_		1	± 0.02	_	± 0.02	dB	
Gain vs Level Tone (Relative to - 10 dBm0, 1.02 kHz)	+ 3 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0	- 0.4 - 0.8 - 1.6	+ 0.4 + 0.8 + 1.6	- 0.2 - 0.4 - 0.8	+ 0.2 + 0.4 + 0.8	- 0.2 - 0.4 - 0.8	+ 0.2 + 0.4 + 0.8	dB
Gain vs Level Pseudo Noise CCITT G.712 (MC145557/67 A–Law Relative to – 10 dBm0)	- 10 to - 40 dBm0 - 40 to - 50 dBm0 - 50 to - 55 dBm0			- 0.25 - 0.30 - 0.45	+ 0.25 + 0.30 + 0.45	- 0.25 - 0.30 - 0.45	+ 0.25 + 0.30 + 0.45	dB
Total Distortion, 1.02 kHz Tone (C–Message)	+ 3 dBm0 0 to – 30 dBm0 – 40 dBm0 – 45 dBm0 – 55 dBm0	33 35 29 24 15	_ _ _ _	33 36 30 25 15		33 36 30 25 15		dBC
Total Distortion With Pseudo Noise CCITT G.714 (MC145557/67 A–Law)	- 3 dBm0 - 6 to - 27 dBm0 - 34 dBm0 - 40 dBm0 - 55 dBm0	27.5 35 33.1 28.2 13.2		28 35.5 33.5 28.5 13.5	- - - -	28.5 36 34.2 30 15		dB
Idle Channel Noise (For End-End and A/D, Note 1) (MC145554/64 Mu-Law, C-Message Weighted) (MC145557/67 A-Law, Psophometric Weighted)		_	15 -70	_ 	15 - 70	_ _	7 - 83	dBrnC dBm0
Frequency Response (Relative to 1.02 kHz @ 0 dBm0	9) 15 Hz 50 Hz 60 Hz 200 Hz 300 to 3000 Hz 3300 Hz 3400 Hz 4600 Hz		- 40 - 30 - 26 0.3 + 0.3 0 - 28 - 60		- 40 - 30 - 26 - 0.4 + 0.15 + 0.15 0 - 14 - 32		0 0 0 + 0.15 + 0.15 0 - 14 - 30	dB
In-Band Spurious (1.02 kHz @ 0 dBm0, Transmit and Receive)	300 to 3000 Hz	-	-48	-	- 48	-	- 48	dBm
Out-of-Band Spurious at VF _R O (300 - 3400 Hz @ 0	dBm0 in) 4600 to 7600 Hz 7600 to 8400 Hz 8400 to 100,000 Hz		- 30 - 40 - 30		 - -	 - -	- 30 - 40 - 30	dB
Idle Channel Noise Selective (8 kHz, Input = GNDA, 3	0 Hz Bandwidth)		-70			<u> </u>	- 70	dBm
Absolute Delay (1600 Hz)		<u> </u>			315		215	μs
Group Delay Referenced to 1600 Hz	500 to 600 Hz 600 to 800 Hz 800 to 1000 Hz 1000 to 1600 Hz 1600 to 2600 Hz 2600 to 2800 Hz 2800 to 3000 Hz	- - -	- - - - -	- - - - -	220 145 75 40 75 105 155	- 40 - 40 - 40 - 30 	90 125	μѕ
Crosstalk of 1020 Hz @ 0 dBm0 from A/D or D/A (Not	te 2)	1 -	T-	T -	- 75		- 75	dE
Intermodulation Distortion of Two Frequencies of Amp – 4 to – 21 dBm0 from the Range 300 to 3400 Hz		-	- 41		- 41		-41	d₿

NOTES:

- 3. Extrapolated from a 1020 Hz @ 50 dBm0 distortion measurement to correct for encoder enhancement.
- 4. Selectively measured while the A/D is stimulated with 2667 Hz @ -50 dBm0.

D/A

DIGITAL SWITCHING CHARACTERISTICS

 $(V_{CC} = 5 V \pm 5\%, V_{BB} = -5 V \pm 5\%, GNDA = 0 V, All Signals Referenced to GNDA; T_{A} = -40 to +85°C, C_{load} = 150 pF Unless Otherwise Noted)$

Characteristic						
Master Clock Frequency	MCLK _X or MCLK _R	fM	_ _ _	1.536 1.544 2.048		MHz
Minimum Pulse Width High or Low	MCLKX or MCLKR	†w(M)	100			ns
Minimum Pulse Width High or Low	BCLK _X or BCLK _R	tw(B)	50	 		ns
Minimum Pulse Width Low	FS _X or FS _R	t _{w(FL)}	50	<u> </u>		ns
Rise Time for all Digital Signals		tr	_		50	ns
Fall Time for all Digital Signals		tf		 	50	ns
Bit Clock Data Rate	BCLKX or BCLKR	fB	128		4096	kHz
Setup Time from BCLKX Low to MCLKR High	tsu(BRM)	50			ns	
Setup Time from MCLK _X High to BCLK _X Low	tsu(MFB)	20	-		ns	
Hold Time from $BCLK_X$ (BCLK _R) Low to FS_X (FS _R) Hi	th(BF)	20			ns	
Setup Time for FS_X (FS_R) High to $BCLK_X$ ($BCLK_R$) Lo	w for Long Frame	t _{su(FB)}	80	 		ns
Delay Time from BCLKX High to DX Data Valid	. <u> </u>	td(BD)	20	60	140	ns
Delay Time from BCLK _X High to TS _X Low		td(BTS)	20	50	140	ns
Delay Time from the 8th BCLK χ Low of FS χ Low to D χ	Output Disabled	td(ZC)	50	70	140	ns
Delay Time to Valid Data from FS_X or $BCLK_X$, Whichev	er is Later	td(ZF)	20	60	140	ns
Setup Time from D _R Valid to BCLK _X Low		t _{su(DB)}	0	_		ns
Hold Time from BCLKR Low to DR Invalid		t _{h(BD)}	50	_		ns
Setup Time from FS_X (FS_R) High to $BCLK_X$ ($BCLK_R$) L	t _{su(F)}	50			ns	
Hold Time from BCLK $_X$ (BCLK $_R$) Low to FS $_X$ (FS $_R$) Lor	w in Short Frame	th(F)	50			ns
Hold Time from 2nd Period of BCLK $_{\rm X}$ (BCLK $_{ m R}$) Low to R Long Frame	th(BFI)	50			ns	




Figure 1. Short Frame Sync Timing




Figure 2. Long Frame Sync Timing





Figure 3. ADPCM Transcoder Application



NOTE: Six resistors and two capacitors on the two-wire side can be 5% tolerance.

Figure 4. A Complete Single Party Channel Unit Using MC145554/57 PCM Codec-Filter and MC33120 SLIC




Figure 5. ISDN Voice/Data Terminal

Table 3. Mu-Law Encode-Decode Characteristics

			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			- 8159 -	1	0	0	0	0	0	0	0	8031
8	16	256	7903 : 4319									:
			- 4063 -	1	0	0	0	1	1	1	1	4191
7	16	128	2143 —									:
	2		– 2015 –	1	0	0	1	1	1	1	1	2079
6	16	64	- 2015 - : 1055 -				-					:
	10	.	– 991 –	1	0	1	0	1	1	1	1	1023
5	16	32	- 991 - : 511 -									:
	10	ĢZ.	- 479 -	1	0	1	1	1	1	1	1	495
4	16	16	: 239 —								,	:
*	10	10	- 223 —	1	1	0	0	1	1	1	1	231
3	16	8	- 223 — : 103 —									:
3	10	٥	- 95 -	1	1	0	1	1	1	1	1	99
2	4.5		i		-		:					÷
2	16	4	35 —	1	1	1	0	1	1	1	1	33
1	45		- 31 -				:					:
1	15	2	3 -	1	1	1	1	1	1	1	0	2
	1	1	- 1 -	1	1	1	1	1	1	1	1	0
IOTES:												

NOTES:

Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
 Digital code includes inversion of all magnitude bits.

Table 4. A-Law Encode-Decode Characteristics

			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			– 4096 —								-	
			3968 —	1	0	1	0	1	0	• 1	0	4032
7	16	128	2176 —					:				1
				1	0	1	0	0	1	0	1	2112
6	16	64	- 2048 : 1088									:
6	16	64	1088 —	1	0	1	1	0	1	0	1	1056
	16	32	: : 544 —					:				:
5	16	32	512 -	1	0	0	0	0	1	0	1	528
	16	16	512 - : 272 -					;				1
4	16	16		1	0	0	1	0	1	0	1	264
			256 -					:				:
3	16	8	136 —	1	1	1	0	0	1	0	1	132
	- 10		128 — :					:				ŧ
2	16	4	68 -	1	1	1	1	0	1	0	1	66
			64					:				Ę
1	32	2	2 -	1	1	0	1	0	1	0	1	1
			0 -	<u> </u>								1

NOTES:

Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
 Digital code includes alternate bit inversion, as specified by CCITT.