

查询HD61203TFIA供应商

捷多邦,专业PCB打样工厂,24小时 加急出货

HD61203 (Dot Matrix Liquid Crystal Graphic Display Common Driver)

Description

The HD61203 is a common signal driver for dot matrix liquid crystal graphic display systems. It generates the timing signals (switch signal to convert LCD waveform to AC, frame synchronous signal) and supplies them to the column driver to control display. It provides 64 driver output lines and the impedance is low enough to drive a large screen.

As the HD61203 is produced by a CMOS process, it is fit for use in portable battery-driven equipment utilizing the liquid crystal display's low power consumption. The user can easily construct a dot matrix liquid crystal graphic display system by combining the HD61203 and the column (segment) driver HD61202.

Features

- Dot matrix liquid crystal graphic display common driver with low impedance
- Low impedance: 1.5 kΩ max
- Internal liquid crystal display driver circuit: 64 circuits
- Internal dynamic display timing generator circuit
- Display duty cycle When used with the column driver HD61202: 1/48, 1/64, 1/96, 1/128 When used with the column driver HD61200: Selectable out of 1/32 to 1/128
- Low power dissipation: During display: 5 mW
- Power supplies: V_{CC} : 5 V ± 10%
- Power supply voltage for liquid crystal display drive: 8 V to 17 V
- CMOS process

Ordering Information

Type No.	Package
HD61203	100-pin plastic QFP(FP-100)
HD61203TFIA	100-pin thin plastic QFP(TFP-60)
HD61203D	Chip



HITACHI

4496204004640843T 🔳

Symbol	Limit	Unit	Note
V _{cc}	-0.3 to +7.0	v	2
VEE	V _{CC} -19.0 to V _{CC} + 0.3	V	5
V _{T1}	- 0.3 to V _{CC} + 0.3	v	2, 3
V _{T2}	V _{EE} - 0.3 to V _{CC} + 0.3	V	4, 5
Topr	-20 to +75	°C	
T _{stg}	-55 to +125	°C	
	V _{CC} V _{EE} V _{T1} V _{T2} T _{opr}	$\begin{array}{c c} V_{CC} & -0.3 \text{ to } +7.0 \\ \hline V_{EE} & V_{CC} -19.0 \text{ to } V_{CC} + 0.3 \\ \hline V_{T1} & -0.3 \text{ to } V_{CC} + 0.3 \\ \hline V_{T2} & V_{EE} - 0.3 \text{ to } V_{CC} + 0.3 \\ \hline T_{opr} & -20 \text{ to } +75 \end{array}$	V _{CC} -0.3 to +7.0 V V _{EE} V _{CC} -19.0 to V _{CC} + 0.3 V V _{T1} -0.3 to V _{CC} + 0.3 V V _{T2} V _{EE} - 0.3 to V _{CC} + 0.3 V T _{opr} -20 to +75 ∞

Absolute Maximum Ratings

Notes: 1. If LSIs are used beyond absolute maximum ratings, they may be permanently destroyed. We strongly recommend you to use the LSI within electrical characteristic limits for normal operation, because use beyond these conditions will cause malfunction and poor reliability.


2. Based on GND = 0 V.

3. Applies to input terminals (except V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R) and I/O terminals at high impedance.

4. Applies to V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R.


5. Apply the same value of voltages to V1L and V1R, V2L and V2R, V5L and V5R, V6L and V6R, $V_{EE} (23 \text{ pin}) \text{ and } V_{EE} (58 \text{ pin}) \text{ respectively.}$ $Maintain V_{CC} \ge V1L = V1R \ge V6L = V6R \ge V5L = V5R \ge V2L = V2R \ge V_{EE}$

Pin Arrangement



HITACHI

4496204 0046410 098 📟



Electrical Characteristics

DC Characteristics

 $(V_{CC} = 5 V \pm 10\%, GND = 0 V, V_{CC} - V_{EE} = 8.0 \text{ to } 17.0 V, Ta = -20 \text{ to } +75^{\circ}\text{C})$

		Sp	eclfica				
Test Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Note
Input high voltage	VIH	0.7 × V _{CC}	-	V _{CC}	۷		1
Input low voltage	VIL	GND		$0.3 \times V_{CC}$	V		1
Output high voltage	VOH	V _{CC} - 0.4		_	٧	l _{OH} =0.4 mA	2
Output low voltage	VOL		_	0.4	V	l _{OL} = 0.4 mA	2
Vi–Xj on resistance	Ron			1.5	kΩ	V _{CC} – V _{EE} = 17 V Load current ±150 μA	13
Input leakage current	4L1	-1.0	_	1.0	μA	Vin = 0 to V _{CC}	3
Input leakage current	IIL2	-2.0		2.0	μA	Vin = V _{EE} to V _{CC}	4
Operating frequency	foprt	50	_	600	kHz	In master mode external clock operation	5
Operating frequency	f _{opr2}	0.5	-	1500	kHz	In slave mode shift register	6
Oscillation frequency	fosc	315	450	585	kHz	Cf = 20 pF \pm 5 % Rf = 47 k $\Omega \pm$ 2%	7, 12
Dissipation current (1)	I _{GG1}		_	1.0	mA	in master mode 1/128 duty cycle Cf = 20 pF Rf = 47 kΩ	8, 9
Dissipation current (2)	l _{GG2}		_	200	μ A	In slave mode 1/128 duty cycle	8, 10
Dissipation current	IEE	-	_	100	μA	In master mode 1/128 duty cycle	8, 11

Applies to input terminals FS, DS1, DS2, CR, SHL, M/S, and FCS and I/O terminals DL, M, DR, Notes: 1. and CL2 in the input state.

2. Applies to output terminals, ø1, ø2, and FRM and I/O common terminals DL, M, DR, and CL2 in the output state.


3. Applies to input terminals FS, DS1, DS2, CR, STB, SHL, M/S, FCS, CL1, and TH, I/O terminals DL, M, DR, and CL2 in the input state and NC terminals.

4. Applies to V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R. Don't connect any lines to X1 to X64.


5. External clock is as follows.

HITACHI

4496204 0046412 960 🛲




- 6. Applies to the shift register in the slave mode. For details, refer to AC Characteristics.
- Connect oscillation resister (Rf) and oscillation capacitance (Cf) as shown in this figure. Oscillation frequency (f_{OSC}) is twice as much as the frequency (fø) at ø1 or ø2.




Cf = 20 pF
Rf = 47 k
$$\Omega$$
 f_{osc} = 2 × fø

- 8. No lines are connected to output terminals and current flowing through the input circuit is excluded. This value is specified at $V_{IH} = V_{CC}$ and $V_{IL} = GND$.
- This value is specified for current flowing through GND in the following conditions: Internal oscillation circuit is used. Each terminal of DS1, DS2, FS, SHL, M/S, STB, and FCS is connected to V_{CC} and each of CL1 and TH to GND. Oscillator is set as described in note 7.
- 10. This value is specified for current flowing through GND under the following conditions: Each terminals of DS1, DS2, FS, SHL, STB, FCS, and CR is connected to V_{CC}, CL1, TH, and WS to GND and the terminals CL2, M, and DL are respectively connected to terminals CL2, M, and DL of the HD61203 under the condition described in note 9.
- This value is specified for current flowing through V_{EE} under the condition described in note 9. Don't connect any lines to terminal V.
- 12. This figure shows a typical relation among oscillation frequency, Rf and Cf. Oscillation frequency may vary with the mounting conditions.




HITACHI 4496204 0046413 8T7 🖿

13. Resistance between terminal X and terminal V (one of V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R) when load current flows through one of the terminals X1 to X64. This value is specified under the following conditions:




The following is a description of the range of power supply voltage for liquid crystal display drive. Apply positive voltage to V1L = V1R and V6L = V6R and negative voltage to V2L = V2R and V5L = V5R within the ΔV range. This range allows stable impedance on driver output (RON). Notice that ΔV depends on power supply voltage V_{CC} - V_{EB}.



Correlation between Driver Output Waveform and Power Supply Voltages for Liquid Crystal Display Drive Correlation between Power Supply Voltage V_{CC} – V_{EE} and ΔV

Terminal Configuration


Input Terminal




Applicable Terminals : CR, M/S, SHL, FCS, DS1, DS2, FS

I/O Terminal

Applicable Terminals: DL, DR, CL2, M




Output Terminal



Applicable Terminals: ø1, ø2, FRM

Output Terminal



Applicable Terminals: X1 to X64


HITACHI

619

💻 4496204 0046415 67T 📰

AC Characteristics (V_{CC} = 5 V \pm 10%, GND = 0 V, Ta = -20 to +75°C)

In the slave mode (M/S = GND)




ltem	Symbol	Min	Тур	Max	Unit	Note
CL2 low level width (FCS=GND)	twlcl2L	450	-	-	ns	
CL2 high level width (FCS=GND)	twilcl2H	150	-	-	ns	
CL2 low level width (FCS=V _{CC})	twhcl2L	150	-	-	ns	
CL2 high level width (FCS=V _{CC})	twhcl2H	450	-	•	ns	
Data setup time	t _{DS}	100	-	-	ns	
Data hold time	t _{DH}	100	-	-	ns	
Data delay time	t _{DD}	-	-	200	ns	1
Output data hold time	tDHW	10	-	-	ns	
CL2 rise time	tr	-	-	30	ns	
CL2 fail time	tf	•	•	30	ns	

Notes: 1. The following load circuit is connected for specification:

Output Terminal 30 pF (Includes jig capacitance)

44962040046416506 📟




2. In the master mode (M/S = V_{CC}, FCS = V_{CC}, Cf = 20 pF, Rf = 47 k\Omega)

Sec. 1.

ltem	Symbol	Min	Тур	Max	Unit
Data setup time	tos	20	_		μs
Data hold time	^t он	40			μs
Data delay time	top	5			μs
FRM delay time	^t OFRM	-2	_	2	μs
M delay time	^t OM	-2		2	μs
CL2 low level width	twcl2L	35			μs
CL2 high level width	twcL2H	35			μs
g1 low level width	tweiL	700	_		ns
ø2 low level width	t _{₩#2L}	700	_	<u> </u>	ns
ø1 high level width	twe1H	2100	_		ns
ø2 high level width	t _{W#2H}	2100		<u> </u>	ns
ø1-ø2 phase difference	t _{D12}	700			ns
ø2-ø1 phase difference	t _{D21}	700			ns
ø1, ø2 rise time	tr			150	ns
ø1, ø2 fall time	tf		_	150	ns

🖬 4496204 0046418 389 🖿

Block Diagram



4496204 0046439235 🔳

Block Functions

Oscillator

The CR oscillator generates display timing signals and operating clocks for the HD61202. It is required when the HD61203 is used with the HD61202. An oscillation resister Rf and an oscillation capacitor Cf are attached as shown in figure 1 and terminal STB is connected to the high level. When using an external clock, input the clock into terminal CR and don't connect any lines to terminals R and C.





Figure 1 Oscillator Connection with HD61202

The oscillator is not required when the HD61203 is used with the HD61830. Then, connect terminal CR to the high level and don't connect any lines to terminals R and C (figure 2).



Timing Generator Circuit

The timing generator circuit generates display timing and operating clock for the HD61202. This circuit is required when the HD61203 is used with the HD61202. Connect terminal M/S to high level (master mode). It is not necessary when the display timing signal is supplied from other circuits, for example, from HD61830. In this case connect the terminals Fs, DS1, and DS2 to high level and M/S to low level (slave mode).

Bidirectional Shift Register

A 64-bit bidirectional shift register. The data is shifted from DL to DR when SHL is at high level and from DR to DL when SHL is at low level. In this case, CL2 is used as shift clock. The lowest order bit of the bidirectional shift register, which is on the DL side, corresponds to X1 and the highest order bit on the DR side corresponds to X64.

Liquid Crystal Display Driver Circuit

The combination of the data from the shift register with the M signal allows one of the four liquid crystal display driver levels V1, V2, V5 and V6 to be transferred to the output terminals (table 1).

Data from the Shift Register	м	Output Level		
1	1	V2		
0	1	V6		
1	0	V1		
0	0	V5		

Table 1 Output Levels

HD61203 Terminal Functions

Terminai Name	Number of Terminals	1/0	Connected to	Function	
V _{cc}	1		Power	V _{CC} -GND: Pow	ver supply for internal logic.
gnid V _{EE}	1 2		supply	V _{CC} -V _{EE} : Powe	er supply for driver circuit logic.
V1L, V2L	8		Power	Liquid crystal di	isplay driver level power supply.
V5L, V6L V1R, V2R			supply		. (V2R): Selected level . (V6R): Non-selected level
V5R, V6R				V1R should be	level power supplies connected to V1L and the same. (This applies to the combination /5L & V5R and V6L & V6R respectively)
M/S	1	I	V _{CC} or GND	Selects master	/slave.
				M/S = V _{CC} : N	Aaster mode
				generation circu and operation c	203 is used with the HD61202, timing uit operates to supply display timing signals lock to the HD61202. Each of I/O common R, CL2, and M is in the output state.
				M/S = GND:	Slave mode
				is used in this m Even if combine when display tir	ation circuit stops operating. The HD61203 node when combined with the HD61830. Inde with the HD61202, this mode is used ming signals (M, data, CL2, etc.) are ther HD61203 in the master mode.
				Terminals M an	d CL2 are in the input state.
				When SHL is V ₀ output state.	$_{\rm CC}$, DL is in the input state and DR is in the
				When SHL is G the input state.	ND, DL is in the output state and DR is in
FCS	1	1	V _{CC} or GND	Selects shift cl	ock phase.
				FCS = V _{CC} :	Shift register operates at the rising edge of CL2. Select this condition when HD61203 is used with HD61202 or when MA of the HD61830 connects to CL2 in combination with the HD61830.
				FCS = GND:	Shift register operates at the fall of CL2. Select this condition when CL1 of HD61830 connects to CL2 in combination with the HD61830.
FS	1	1	V _{CC} or GND	Selects freque	ncy.
				When the frame frequency shou	e frequency is 70 Hz, the oscillation Id be:
				f _{osc} = 430 kl f _{osc} = 215 kl	Hz at FCS = V _{CC} Hz at FCS = GND
				This terminal is to V_{CC} in the sli	active only in the master mode. Connect it ave mode.
			<u> </u>		

HITACHI

🔳 4496204 0046422 80T 🔳

HD61203	Terminal	Functions	(cont)	
---------	----------	-----------	--------	--

Terminal Name	Number of Terminals	1/0	Connected to	Function						
DS1, DS2	2	1	V _{CC} or GND	Selects display duty factor						
				Display Duty Fa	-	1/64	1/96	1/128		
				DS1	GND	GND	Vcc	Vcc		
				DS2	GND	Vcc	GND	Vcc		
				These terminals Connect them to	are valid only i V _{CC} in the slav	n the mas				
STB	1	1	V_{∞} or GND	Input terminal fo						
TH CL1	1 1			Connect to S).				
CR, R, C	3			Oscillator.						
				In the master mo	ide, use these t	terminals	as shown	1 below:		
				Internal of			nal clock			
				R Cl		Dpen C R	CR	Open C		
				Open		oen ↓ C				
ø1, ø2	2	0	HD61202	Operating clock of	output terminals	s for the H	D61202			
					Connect these and ø2 of the	e terminal	s to term	inals ø1		
				Slave mode:	Don't connect terminals.			-		
FRM	1	0	HD61202	Frame signal.						
				Master mode:	Connect this te the HD61202.	erminal to	terminal	FRM of		
<u></u>				Slave mode:	Don't connect	any lines	to this te	rminal.		
N	1		MB of	Signal to convert	LCD driver sigr	al into AC	;.			
			HD61830 or M of HD61202		Output termina Connect this te HD61202.		terminal	M of the		
					Input terminal. Connect this te the HD61830.	rminal to	terminal	MB of		

HD61203 Terminal Functions (cont)

Terminal Name	Number of Terminals	1/0	Connected to	Functio	on .				
CL2	1	1/0	CL1 or MA of	Shift	clock				
			HD61830 or CL of HD61202	Maste	er mode:	Output te Connect the HD61	this te	l rminal to ter	minal CL of
				Slave	mode:	Input ten Connect MA of the	this te		minal CL1 or
DL, DR	2	1/0	Open or FLM	Data I/O	termina	s of bidire	ectiona	l shift regist	er.
			of HD61830	DL corre	sponds t	o X1's sid	e and	DR to X64's	side.
				Mast	er mode:	Output c connect a normally.	any lin	n scanning s es to these	signal. Don't terminals
				Slave	mode:				e HD61830 to (when SHL =
				M/S		Vcc		G	ND
				SHL	Vcc	GN	D	V _{CC}	GND
				DL	Outpu	it Out	tput	Input	Output
				DR	Outpu	it Ou	lput	Output	Input
NC	5		Open	Not use	d.				
			-	Don't co	nnect an	y lines to	this te	rminal.	
SHL	1	I	V _{CC} or GND	Selects shift direction of bidirectional shift registe					gister.
				SHL	Shift D	irection	Com	mon Scanni	ng Direction
				Vcc	DŁ→C	R	X1 -	→ X64	
				GND	DL←C)R	X1 ←	- X64	
X1-X64	64	0	Liquid	Liquid c		play drive	r outo	ut.	
		•	crystal display	Output o V1, V2,	one of the V5, and V	e four liqu	id crys e comt	tal display d bination of th	river levels le data from
					М		1		
					Data	1	<u>_</u>		
					Output level	¹ √ 2	V6	V1 V5	5
					HL is V _{CC} onds to C		espond	is to COM1 a	and X64
					HL is GN onds to C		rrespo	nds to COM	1 and X1

HITACHI

💻 4496204 0046424 682 💻

Example of Application

HD61203 Connection List COM65-COM128 of HD61203 COM128-COM65 No. 1 COM1-COM64 to DL/DR of HD61203 COM1-COM64 No. 2 COM64-COM1 COM64-COM1 COM1-COM64 COM64-COM1 COM1-COM64 COM64-COM1 COM1-COM64 from DL/DR of HD61203 COM64-COM1 No. 1 X1-X64 to DL/DR of HD61203 No. 2 from FLM of HD61830 from FLM HD61830 Ю ł I I L 1 l Cf: Oscillation capacitor to DL/DR of HD61203 No. 2 from DL/DR of HD61203 No. 1 from FLM of HD61830 of HD61830 to DL/DR of HD61203 No. 2 from DL/DR of HD61203 No. 1 Rf: Oscillation resister from FLM Ч I T 1 1 ł 1 ЯĽ I _ I I ----I I I _ from MB from CL1 of of HD61830 HD61830 from MB from MA of of HD61830 HD61830 of of Of HD61830 HD61830 to \$1 to \$2 to FRM to M to CL of of of of of Cf HD61202 HD61202 HD61202 HD61202 to CL of HD61202 to CL2 of HD61203 from MB from MA of HD61203 No. 1 from CL2 มี "-" means "open". from M of No. 1 No. 1 to ¢1 to ¢2 to FRM Vini of of of Cf HD61202 HD61202 HD61202 HD61202 HD61202 ≥ FRM L I I I H: V_{cc} } Fixed **4**5 I l I I 듁 I 1 I I υ I 1 I I I MIS TH CLIFCSFS DSIDS2STBCR R ł ļ 左左 乱る I н Н Τ I $\mathbf{\tilde{o}}$ 5 I I I Ξ I I I I I ᆋ ۶Ţ Ξ н н I Ŧ I I I H H I Ι ی۔ ب I r I I H L L _ _ _ --_ _ _ ----_ _ I -< æ o ۵ ш u.


HITACHI

■ 4496204 0046425 539


Outline of HD61203 System Configuration

1. Use with HD61830

a. When display duty ratio of LCD is 1/64




b. When display duty ratio of LCD is from 1/65 to 1/128



2. Use with HD61202 (1/64 duty ratio)






One HD61203 drives common signals and supplies timing signals to the HD61202s.

One HD61203 drives upper and lower panels and supplies timing signals to the HD61202s. Refer to Connection list D.

Refer to Connection list D.



Two HD61203s drive upper and lower panels in parallel to ensure the quality of display. No. 1 supplies timing signals to No. 2 and the HD61202s. Refer to Connection list E for No. 1.

Refer to Connection list F for No. 2.

Connection Example 1

Use with HD61202 (RAM type segment driver) a. 1/64 duty ratio (See Connection List D)





Figure 1 Example 1

Note: The values of R1 and R2 vary with the LCD panel used. When bias factor is 1/9, the values of R1 and R2 should satisfy

$$\frac{R1}{4R1 + R2} = \frac{1}{9}$$

For example, R1 = 3 k Ω , R2 = 15 k Ω



Connection Example 2

Use with HD61830 (Display controller) a. 1/64 duty ratio (See Connection List A)





Figure 3 Example 2 (1/64 Duty Ratio)



4496204 0046431 812 |

b. 1/100 duty ratio (See Connection List B, C)

