

OKI Semiconductor**MSM5432126/8****131,072-Word × 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO****DESCRIPTION**

The MSM5432126/8 is a new generation Graphics DRAM organized in a 131,072-word × 32-bit configuration. The technology used to fabricate the MSM5432126/8 is OKI's CMOS silicon gate process technology. The device operates with a single 5 V power supply.

FEATURES

- 131,072-word × 32-bit organization
- Single 5 V power supply, ±10% tolerance
- Refresh: 512 cycles/8 ms
- Fast Page Mode with Extended Data Out (EDO)
- Write per bit (MSM5432128 only)
- Byte write, Byte read
- $\overline{\text{RAS}}$ only refresh
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
- Hidden refresh
- Package:

64-pin 525 mil plastic SSOP (SSOP64-P-525-0.80-K)

(Product : MSM5432126-xxGS-K)

(Product : MSM5432128-xxGS-K)


xx indicates speed rank.

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t _{RAC}	t _{AA}	t _{CAC}	t _{OE}		Operating (Max.)	Standby (Max.)
MSM5432126/8-45	45 ns	23 ns	13 ns	13 ns	100 ns	935 mW	11 mW
MSM5432126/8-50	50 ns	25 ns	15 ns	15 ns	110 ns	907 mW	
MSM5432126/8-60	60 ns	30 ns	18 ns	18 ns	130 ns	880 mW	



PIN CONFIGURATION (TOP VIEW)




64-Pin Plastic SSOP

Pin Name	Function
A0 - A8	Address Input
DQ0 - DQ31	Data Input / Data Output
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS1}}$ - CAS4	Column Address Strobe
$\overline{\text{WB}}^*$ / $\overline{\text{WE}}$	Write Per Bit* / Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power Supply (5 V)
V _{SS}	Ground (0 V)
NC	No Connection

Note: The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

*: MSM5432128 only

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	-0.5 to 7.0	V
Short Circuit Output Current	I_{OS}	50	mA
Power Dissipation	P_D	1	W
Operating Temperature	T_{opr}	0 to 70	°C
Storage Temperature	T_{stg}	-55 to 150	°C

Recommended Operating Conditions

(Ta = 0°C to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	3.0	—	$V_{CC} + 1.0$	V
Input Low Voltage	V_{IL}	-0.3	—	0.3	V

Capacitance

(V_{CC} = 5 V ±10%, Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance	C_{IN}	—	8	pF
Input / Output Capacitance	C_{IO}	—	9	pF

DC Characteristics

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C)

Parameter	Symbol	Condition	MSM5432126/8 -45		MSM5432126/8 -50		MSM5432126/8 -60		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V _{OH}	I _{OH} = -0.1 mA	2.0	V _{CC}	2.0	V _{CC}	2.0	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 0.1 mA	0	0.8	0	0.8	0	0.8	V	
Input Leakage Current	I _{LI}	0 V < V _{IN} < V _{CC} ; All other pins not under test = 0 V	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	0 V < V _{OUT} < 5.5 V Output Disable	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I _{CC1}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling, t _{RC} = Min.	—	150	—	140	—	130	mA	1, 2, 3
Power Supply Current (Standby)	I _{CC2}	$\overline{\text{RAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$, $\overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$	—	2	—	2	—	2	mA	
Average Power Supply Current ($\overline{\text{RAS}}$ Only Refresh)	I _{CC3}	$\overline{\text{RAS}}$ = cycling, $\overline{\text{CAS}} = V_{\text{IH}}$, t _{RC} = Min.	—	150	—	140	—	130	mA	1, 2, 3
Average Power Supply Current (Fast Page Mode)	I _{CC4}	$\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ cycling, t _{HPC} = Min.	—	170	—	165	—	160	mA	1, 2, 4
Average Power Supply Current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I _{CC5}	$\overline{\text{RAS}}$ = cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	150	—	140	—	130	mA	1, 2, 4

- Notes:
1. Specified values are obtained with minimum cycle time.
 2. I_{CC} is dependent on output loading. Specified values are obtained with the output open.
 3. Address can be changed once or less while $\overline{\text{RAS}} = V_{\text{IL}}$.
 4. Address can be changed once or less while $\overline{\text{CAS}} = V_{\text{IH}}$.

AC Characteristics (1/2)

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM5432126/8 -45		MSM5432126/8 -50		MSM5432126/8 -60		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	100	—	110	—	130	—	ns	
Read Modify Write Cycle	t _{RWC}	135	—	145	—	170	—	ns	
Fast Page Mode Cycle Time	t _{HPC}	20	—	22	—	24	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	65	—	70	—	80	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	45	—	50	—	60	ns	4, 9, 10
Access Time from Column Address	t _{AA}	—	23	—	25	—	30	ns	4, 10
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	13	—	15	—	18	ns	4, 9
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	28	—	30	—	35	ns	4, 13
Output Buffer Turn-off Delay Time from $\overline{\text{RAS}}$	t _{REZ}	3	20	3	20	3	20	ns	5
Output Buffer Turn-off Delay Time from $\overline{\text{CAS}}$	t _{CEZ}	3	20	3	20	3	20	ns	5
Transition Time (Rise and Fall)	t _T	3	35	3	35	3	35	ns	3
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	49	—	54	—	64	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	45	10k	50	10k	60	10k	ns	
$\overline{\text{RAS}}$ Pulse Width (Hyper Page Mode Only)	t _{RASP}	45	100k	50	100k	60	100k	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	12	—	14	—	14	—	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	45	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	7	10k	8	10k	9	10k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	32	20	35	20	42	ns	9
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	22	15	25	15	30	ns	10
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	22	—	24	—	28	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	6	—	6	—	8	—	ns	13
$\overline{\text{CAS}}$ Precharge Time (Hyper Page Mode)	t _{CP}	7	—	8	—	9	—	ns	15
Row Address Set-up Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	6	—	7	—	9	—	ns	
Column Address Set-up Time	t _{ASC}	0	—	0	—	0	—	ns	12
Column Address Hold Time	t _{CAH}	7	—	8	—	10	—	ns	12
Column Address Hold Time referenced to $\overline{\text{RAS}}$	t _{AR}	30	—	35	—	40	—	ns	
Read Command Set-up Time	t _{RCS}	0	—	0	—	0	—	ns	12
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	6, 12
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	6
$\overline{\text{CAS}}$ "H" to $\overline{\text{RAS}}$ "H" Lead Time	t _{CRL}	0	—	0	—	0	—	ns	
$\overline{\text{RAS}}$ "H" to $\overline{\text{CAS}}$ "H" Lead Time	t _{RCL}	0	—	0	—	0	—	ns	
Data Output Hold after $\overline{\text{CAS}}$ Low	t _{DOH}	3	—	3	—	3	—	ns	11
Write Command Set-up Time	t _{WCS}	0	—	0	—	0	—	ns	8, 12
Write Command Hold Time	t _{WCH}	7	—	8	—	10	—	ns	12

AC Characteristics (2/2)

(V_{CC} = 5 V ±10%, T_a = 0°C to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM5432126/8 -45		MSM5432126/8 -50		MSM5432126/8 -60		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Hold Time referenced to $\overline{\text{RAS}}$	t _{WCR}	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	8	—	9	—	10	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	8	—	9	—	10	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	8	—	9	—	10	—	ns	14
Output Buffer Turn-off Delay Time from $\overline{\text{WE}}$	t _{WEZ}	3	20	3	20	3	20	ns	5
Data Set-up Time	t _{DS}	0	—	0	—	0	—	ns	7, 12
Data Hold Time	t _{DH}	7	—	8	—	10	—	ns	7, 12
Data Hold Time referenced to $\overline{\text{RAS}}$	t _{DHR}	30	—	35	—	40	—	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t _{OED}	12	—	12	—	12	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	65	—	70	—	80	—	ns	8
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	42	—	45	—	50	—	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	32	—	35	—	40	—	ns	8
Data to $\overline{\text{CAS}}$ Delay Time	t _{DZC}	0	—	0	—	0	—	ns	
Data to $\overline{\text{OE}}$ Delay Time	t _{DZO}	0	—	0	—	0	—	ns	
Access Time from $\overline{\text{OE}}$	t _{OEA}	—	13	—	15	—	18	ns	
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	t _{OEZ}	3	20	3	20	3	20	ns	5
$\overline{\text{OE}}$ Command Hold Time	t _{OEH}	8	—	9	—	10	—	ns	
$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	t _{ROH}	10	—	10	—	12	—	ns	
$\overline{\text{OE}}$ "L" to $\overline{\text{CAS}}$ "H" Lead Time	t _{OCH}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ "H" to $\overline{\text{OE}}$ "L" Lead Time	t _{CHO}	10	—	10	—	10	—	ns	
High-Z Command Pulse Width	t _{OEP}	10	—	10	—	12	—	ns	
$\overline{\text{WB}}/\overline{\text{WE}}$ Pulse Width (Output Disable)	t _{WPE}	10	—	10	—	12	—	ns	
$\overline{\text{CAS}}$ Set-up Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle	t _{CSR}	6	—	8	—	10	—	ns	12
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle	t _{CHR}	6	—	8	—	10	—	ns	13
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t _{RPC}	10	—	10	—	10	—	ns	12
$\overline{\text{CAS}}$ Precharge Time (Refresh Counter Test)	t _{CPT}	20	—	25	—	30	—	ns	15
Refresh Period	t _{REF}	—	8	—	8	—	8	ms	
$\overline{\text{WB}}$ Set-up Time	t _{WSR}	0	—	0	—	0	—	ns	16
$\overline{\text{WB}}$ Hold Time	t _{RWH}	6	—	7	—	8	—	ns	16
Write-Per-Bit Mask Data Set-up Time	t _{MS}	0	—	0	—	0	—	ns	16
Write-Per-Bit Mask Data Hold Time	t _{MH}	7	—	8	—	10	—	ns	16

- Notes:
1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles (Example : $\overline{\text{RAS}}$ only refresh) before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.
 2. The AC characteristics assume at $t_T = 3$ ns.
 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} . Input levels at the AC testing are 3.0 V/0 V.
 4. Data outputs are measured with a load of 30 pF.
DOUT reference levels : $V_{OH}/V_{OL} = 2.0$ V/0.8 V.
 5. t_{REZ} (Max.), t_{CEZ} (Max.), t_{WEZ} (Max.) and t_{OEZ} (Max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels. This parameter is sampled and not 100% tested.
 6. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge of early write cycles and to $\overline{\text{WE}}$ leading edge in OE controlled write cycles and read modify write cycles.
 8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{Min.})$, the cycle is an early write cycle and the data out pin will remain open circuit throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{Min.})$, $t_{CWD} \geq t_{CWD}(\text{Min.})$ and $t_{AWD} \geq t_{AWD}(\text{Min.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
 9. Operation within the $t_{RCD}(\text{Max.})$ limit ensures that $t_{RAC}(\text{Max.})$ can be met.
 $t_{RCD}(\text{Max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{Max.})$ limit, then access time is controlled by t_{CAC} .
 10. Operation within the $t_{RAD}(\text{Max.})$ limit ensures that $t_{RAC}(\text{Max.})$ can be met. $t_{RAD}(\text{Max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{Max.})$ limit, then access time is controlled by t_{AA} .
 11. This is guaranteed by design. ($t_{DOH} = t_{CAC}$ - output transition time) This parameter is not 100% tested.
 12. These parameters are determined by the earliest falling edge of $\overline{\text{CAS1}}$, $\overline{\text{CAS2}}$, $\overline{\text{CAS3}}$, or $\overline{\text{CAS4}}$.
 13. These parameters are determined by the latest rising edge of $\overline{\text{CAS1}}$, $\overline{\text{CAS2}}$, $\overline{\text{CAS3}}$, or $\overline{\text{CAS4}}$.
 14. t_{CWL} should be satisfied by all $\overline{\text{CAS}}$ es.
 15. t_{CP} and t_{CPT} are determined by the time that all $\overline{\text{CAS}}$ es are high.
 16. Only MSM5432128.

CAS_n-DQ FUNCTION TABLE

CAS1	CAS2	CAS3	CAS4	DQ0-7	DQ8-15	DQ16-23	DQ24-31
H	H	H	H	*	*	*	*
H	H	H	L	*	*	*	Enable
H	H	L	H	*	*	Enable	*
H	H	L	L	*	*	Enable	Enable
H	L	H	H	*	Enable	*	*
H	L	H	L	*	Enable	*	Enable
H	L	L	H	*	Enable	Enable	*
H	L	L	L	*	Enable	Enable	Enable
L	H	H	H	Enable	*	*	*
L	H	H	L	Enable	*	*	Enable
L	H	L	H	Enable	*	Enable	*
L	H	L	L	Enable	*	Enable	Enable
L	L	H	H	Enable	Enable	*	*
L	L	H	L	Enable	Enable	*	Enable
L	L	L	H	Enable	Enable	Enable	*
L	L	L	L	Enable	Enable	Enable	Enable

	Enable	*
Read cycle	Valid Data-out	High-Z
Write cycle	Write Data	Don't Care

WRITE CYCLE FUNCTION TABLE

CODE	RAS falling edge		CAS or $\overline{WB}$ / $\overline{WE}$ falling edge	Function
	A	B	C	
	$\overline{WB}$ / $\overline{WE}$	DQ	DQ	
RWM (*1)	L	Write mask	Write data	Write per bit
RW	H (*2)	Don't care	Write data	Normal write


Write mask : 'L' = Mask, 'H' = No mask

(*1): MSM5432128 only.


(*2): In case of MSM5432126, don't care.

TIMING WAVEFORM


Read Cycle (Outputs Controlled by $\overline{\text{RAS}}$)




Read Cycle (Outputs Controlled by $\overline{\text{CAS}}$)




Write Cycle (Early Write)




Write Cycle ($\overline{\text{OE}}$ Control Write)




Read Modify Write Cycle




Fast Page Mode Read Cycle with EDO



Fast Page Mode Write Cycle (Early Write)




RAS Only Refresh Cycle




Note: DQs are open, $\overline{\text{WB}} / \overline{\text{WE}}, \overline{\text{OE}} = \text{"H" or "L"}$  "H" or "L"


$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle




Note: $\overline{\text{WB}} / \overline{\text{WE}}$, $\overline{\text{OE}}$, $\text{A0} - \text{A8} = \text{"H"}$ or "L"


Hidden Refresh Read Cycle





CAS before RAS Refresh Counter Test Cycle





(Unit : mm)



Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).