MC14495-1

HEXADECIMAL-TO-SEVEN SEGMENT LATCH/ DECODER LED DRIVER

The MC14495-1 is constructed with CMOS enhancement-mode devices and NPN bipolar output drivers in a monolithic structure. The circuit provides the functions of a 4-bit storage latch. The decoder is implemented utilizing a mask-programmable ROM. With a 5-volt power supply, it can be used without resistor interface to drive seven segment LEDs. The series output resistors of, typically, 290 ohms are internal to the device

Applications include MPU systems display driver, instrument display driver, computer/calculator display driver, clockpit display driver, and various clock, watch, and timer uses.

- Low Logic-Circuit Power Dissipation
- High Current-Sourcing Outputs with Internal Limiting Resistors
- Latch Storage of Code
- Supply Voltage Range = 4.5 to 18 V
- CMOS Input Switching Levels
- Standard ROM Provides Hex-to-Seven Segment Decoding
- Other ROM Options Available Upon Request (Contact your Motorola Sales Office)
 Chip Complexity: 187 FETs plus 9 NPNs or 49 Equivalent Gates
- 7. 17

BLOCK DIAGRAM 290 Ω 12 290 Ω 13 Decoder 290 Ω 14 290 Ω 15 16 x 9 4-Bit ROM Latch 290 Ω 1 290 Ω 2 **~~~** 290 Ω 3 **~**~~ 290 Ω 4 h+i 290.0 $V_{DD} = Pin 16$ V_{SS} = Pin 8

CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)

HEXADECIMAL-TO-SEVEN
SEGMENT LATCH/DECODER
LED DRIVER






P SUFFIX PLASTIC DIP CASE 648 DW SUFFIX SOG CASE 751G

ORDERING INFORMATION

MC14495P1 MC14495DW1 Plastic DIP SOG Package



ALPHANUMERIC DISPLAY

0 12345678986CdEF

TRUTH TABLE (LE = Low)

INPUTS				OUTPUTS									
D	С	В	А	a	ь	c	ct	e	f	g	h±:	- :	DISPLAY
0	0	0	0	1	1	1	1	1	1	0	0	Open	0
0	0	0	1	0	1	1	0	0	0	0	0	Open	1
0	0	1	0	1	1	0	1	1	0	1	0	Open	2
0	0	1	1	1	1	1	1	0	0	1	0	Open	3
0	1	0	0	0	1	1	0	0	1	1	0	Open	4
0	1	0	1	1	0	1	1	0	1	1	0	Open	5
0	1	1	0	3	0	1	1	1	1	1	0	Open	6
0	1	1	1	1	1	1	0	0	0	0	0	Open	7
1	0	0	0	1	1	1	1	1	1	1	0	Open	8
1	0	0	1	1	1	1	1	0	1	1	0	Open	9
1	0	1	0	1	1	1	0	1	1	1	1	Open	А
1	0	1	1	0	0	1	1	1	1	1	1	Open	ь
1	1	0	0	1	0	0	1	1	1	0	1	Open	С
1	1	0	1	0	1	1	1	1	0	1	1	Open	d
1	î	1	0	1	0	0	1	1	1	1	1	Open	E
1	1	1	1	1	0	0	0	1	1	1	1	0	F

MC14495-1

MAXIMUM RATINGS (Voltages referenced to Vos).

Rating	Symbol	Value	Unit	
DC Supply Voltage	V _{DD}	-0.5 to + 18	V	
Input Voltage, All Inputs	Vin	-0.5 to V _{DD} + 0.5	V	
DC Current Drain per Input Pin	l I	10	mA	
Operating Temperature Range	TA	-40 to +85	°C	
Storage Temperature Range	T _{stg}	-65 to + 150	°C	
Maximum Continuous Output Power (Source) per Output @ 25°C Pins 1, 2, 3, 12, 13, 14, 15 Pin 4	POHmax‡	50 100	mW	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high inpedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS & (V in or Vout) < VDD.

ELECTRICAL CHARACTERISTICS (Voltages referenced to VSS)

		VDD	- 4	0°C	25°C			85°C		
Characteristic	Symbol	V	Min	Max	Min	Typ#	Max	Min	Max	Unit
Input Voltage "0" Level	VIL	_			1					V
$(V_0 = 3.8 \text{ or } 0.5 \text{ V})$		5	-	1.5	-	2.25	1.5	-	1.5	
$(V_0 = 8.8 \text{ or } 1.0 \text{ V})$		10		3.0	-	4.50	3.0	-	3.0	
$(V_0 = 13.8 \text{ or } 1.5 \text{ V})$		15		4.0		6.00	4.0	_	4.0	
(V _O = 0.5 or 3.8 V) "1" Level	VIH	5	3.5	-	3.5	2.75	_	3.5	_	V
$(V_0 = 1.0 \text{ or } 8.8 \text{ V})$		10	7.0	_	7.0	5.50	_	7.0		
(V _O = 1.5 or 13.8 V)		15	11.0		11.0	8.25	-	11.0	-	
Output Voltage: a - g, h + i	VOL	5	-	0.1	-	0	0.05	_	0.05	V
$V_{in} = V_{DD}$ or 0, $I_{out} = 0 \mu A$		10	-	0.1	-	0	0.05	_	0.05	
		15		0.1		0	0.05	_	0.05	L
Output Drive Voltage: a - g, h + i	Voн	5								٧
$\{IOH = 0 mA\}$			4.0	_	4.0	4.8	_	4.0	_	
(IOH = 5 mA)			2.45	-	2.4	3.0	-	2.05	-	
$(I_{OH} = 10 \text{ mA})$			1.3	-	0.8	1.7	_	_	-	
(IOH = 0 mA)		10	9.0	_	9.0	9.8	-	9.0	-	V
$(I_{OH} = 5 \text{ mA})$			7.4	-	7.2	8.0	-	6.9		
(I _{OH} = 10 mA)			6.4	_	5.8	6.7	-	5.0	-	
(I _{OH} = 15 mA)			5.3		4.4	5.3	-	3.05	-	
(IOH = 0 mA)		15	14.0	-	14.0	14.8	_	14.0	_	
(IOH = 5 mA)			12.2	-	12.0	13.0	-	11.7	-	
(I _{OH} = 10 mA)			10.9	_	10.4	11.7	_	9.6	_	
$(I_{OH} = 15 \text{ mA})$			9.7	_	8.8	10.3	-	7.45		
$(I_{OH} = 20 \text{ mA})$	1		8.5	_	7.2	8.8	-	5.25	-	
(I _{OH} = 25 mA)		_	7.4		5.6	7.1	-	3.0	-	
Output Sink Current: j	l OF									mA
$(V_{OL} = 0.4 \text{ V})$ $(V_{OL} = 0.5 \text{ V})$		5		-	0.3	1.00	-	_	- ;	
$(V_{OL} = 0.5 \text{ V})$ $(V_{OL} = 1.5 \text{ V})$		10 15	-	_	-	-	-	_	-	
Input Current (L Device)	1.	15			0.5	1.25	_		-	
Input Current (P Device)	lin I	15		±0.1		± 0.00001	± 0.1	_	± 1.0	μΑ
Input Capacitance	l _{in}	15		± 0.3		± 0.00001	± 0.3		±1.0	μA
Quiescent Current	Cin			-		5.0	7.5	_	_	pF
V _{in} = 0 or VDD, I _{out} = 0 μA	ססו	5 10	_	0.3 1.5		0.08	0.25	-	0.2	mA
(Per Package)		15	-	3.0	- ,	0.40 0.85	1.25 2.50	_	1.0 2.0	
Total Supply Current**†	ΙΤ	5	$I_T = (1.9 \mu\text{A/kHz})f + I_{DD}$							
(Dynamic plus Quiescent,		10	$T = (3.8 \mu \text{A/kHz})f + 1DD$							μΑ
Per Package)		15	$T = (5.7 \mu \text{A/kHz})f + 100$							
(C _L = 50 pF on all outputs, all										
buffers switching)										

[†]To calculate total supply current at loads other than 50 pF: $I_T(C_L = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) \text{ V}_{DD}f$ where: I_T is in μ A (per package), C_L in pF, V_{DD} in V, and f in kHz is input frequency. **The formulas given are for the typical characteristics only at 25°C.

^{*} POHmax = (OH (VDD-VOH)

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14495-1

SWITCHING CHARACTERISTICS (C_L = 50 pF, T_A = 25 °C)

Characteristic	Symbol	V _{DD} V	Min	Typ#	Max	Unit
Output Rise Time, a-g, h+i Outputs (Figure 1)	TLH	5 10	_	210 145	450 300	ns
		15	-	90	200	
Output Fall Time, a – g, h + i Outputs (Figure 1)	tthr.	5		1.5	3.5	μS
		10	_	1.3	2.75	
	<u> </u>	15		1.1	2.25	
Output Fall Time, j Output (Figures 3 and 4)	tthL	5	_	105	250	ns
J		10	-	40	100	
Propagation Delay Time, A, B, C, D to a-q,	15	15	-	30	75	ns
h+i Outputs (Figure 2)	^t PLH	5	-	935	2400	115
		10 15	_	340 230	900 500	
	tPHL.	5		7.0	18.0	μS
	1,110	10		3.5	9.0	
Propagation Delay Time, A, B, C, D to j Output	1	15		2.0	5.0	
(Figures 3 and 4)	[†] PLZ	5	_	11.0	25.0	μS
S .		10	_	8.0	20.0	
	†PZL	15 5		4.0 800	10.0	ns
	\PZL	10	_	400	1000	113
		15	-	200	500	ļ
Propagation Delay Time, LE to a – g, h + i Outputs (Figure 5)	^t PLH	5	_	1300	3000	ns
		10	-	500	1500	
		15 5	=	350	1000 30.0	ļ <u>.</u>
	tPHL.	10	_	16.0 6.0	15.0	μS
		15	-	5.0	10.0	
Propagation Delay Time, LE to j Output (Figures 4 and 6)	tPLZ	5	_	14.0	30	μS
		10	-	8.0	20	
		15	 	6.0	15	
	^t PZL	5 10	_	10.0 5.0	25 15	μS
		15	_	4.0	10	
Setup Time, A, B, C, D to LE (Figure 7)	t _{su}	5 1C	100 65	35 25	_	ns
		15	65	25	_	
Hold Time, LE to A, B, C, D (Figure 7)	th	5	125	45		ns
		10 15	75 75	30 25	_ _	
Latch Enable Pulse Width, LE (Figure 7)	t _w	5	525	210	_	ns
-		10	200	80	-	
		15	140	55	_	L

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

OUTPUT CIRCUIT (Except Pin 11) VDD 290 Ω

3

INPUT/OUTPUT FUNCTIONS

SEGMENT DRIVER (a, b, c, d, e, f, g, h + i; PINS 12, 13, 14, 15, 1, 2, 3, 4)

The segment drivers are emitter-follower NPN transistors. To limit the output current, a resistor, typically 290 ohms, is integrated internally at each output. Therefore, external resistors are not necessary when driving an LED at the supply voltage of $V_{\mbox{\scriptsize DD}}\!=\!5.0$ volts.

OUTPUT (j; PIN 11)

This open-drain output is activated (goes low) whenever inputs A, B, C, and D are all set to a logic one. Otherwise the output is in the high-impedance state. See the truth table.


INPUT DATA (A, B, C, D; PINS 5, 6, 9, 10)

The inputs A, B, C, and D are fed to a 4-bit latch which is controlled by the Latch Enable input.


LATCH ENABLE (LE; PIN 7)

The data on inputs A, B, C and D will pass through the latch and will be decoded immediately when LE is low. In this mode of operation the circuit is performing the function of a conventional decoder/driver. The data may be loaded into the latch when LE=low and will be latched with the rising edge of LE. The data will remain stored as long as LE is high.

SWITCHING WAVEFORMS



SWITCHING WAVEFORMS



TYPICAL CIRCUIT @ VDD = 5.0 V

