

Thyristors  
logic level

## BT169 series

## GENERAL DESCRIPTION

Glass passivated, sensitive gate thyristors in a plastic envelope, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	MAX.	MAX.	UNIT
$V_{DRM}$ , $V_{RRM}$	Repetitive peak off-state voltages	B 200	D 400	E 500	G 600	V
$I_{T(AV)}$	Average on-state current	0.5	0.5	0.5	0.5	A
$I_{T(RMS)}$	RMS on-state current	0.8	0.8	0.8	0.8	A
$I_{TSM}$	Non-repetitive peak on-state current	8	8	8	8	A


## PINNING - TO92 variant

PIN	DESCRIPTION
1	anode
2	gate
3	cathode

## PIN CONFIGURATION



## SYMBOL



## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.				UNIT
				B 200 <sup>1</sup>	D 400 <sup>1</sup>	E 500 <sup>1</sup>	G 600 <sup>1</sup>	
$V_{DRM}$ , $V_{RRM}$	Repetitive peak off-state voltages		-					V
$I_{T(AV)}$	Average on-state current	half sine wave; $T_{lead} \leq 83^\circ\text{C}$	-		0.5			A
$I_{T(RMS)}$	RMS on-state current	all conduction angles	-		0.8			A
$I_{TSM}$	Non-repetitive peak on-state current	$t = 10\text{ ms}$ $t = 8.3\text{ ms}$	-		8			A
$I^2t$ $dI_t/dt$	$I^2t$ for fusing Repetitive rate of rise of on-state current after triggering	half sine wave; $T_j = 25^\circ\text{C}$ prior to surge $t = 10\text{ ms}$ $I_{TM} = 2\text{ A}$ ; $I_G = 10\text{ mA}$ ; $dI_G/dt = 100\text{ mA}/\mu\text{s}$	-		0.32			$\text{A}^2\text{s}$ $\text{A}/\mu\text{s}$
$I_{GM}$	Peak gate current		-		1			A
$V_{GM}$	Peak gate voltage		-		5			V
$V_{RGM}$	Peak reverse gate voltage		-		5			V
$P_{GM}$	Peak gate power		-		2			W
$P_{G(AV)}$	Average gate power	over any 20 ms period	-		0.1			W
$T_{stg}$	Storage temperature		-40		150			$^\circ\text{C}$
$T_j$	Operating junction temperature		-		125			$^\circ\text{C}$

<sup>1</sup> Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 15 A/ $\mu\text{s}$ .

**Thyristors**  
**logic level**
**BT169 series**
**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-lead}}$	Thermal resistance junction to lead		-	-	60	K/W
$R_{th\ j\text{-a}}$	Thermal resistance junction to ambient	pcb mounted; lead length = 4mm	-	150	-	K/W

**STATIC CHARACTERISTICS**
 $T_j = 25^\circ\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{GT}$	Gate trigger current	$V_D = 12\text{ V}; I_T = 10\text{ mA};$ gate open circuit	-	50	200	$\mu\text{A}$
$I_L$	Latching current	$V_D = 12\text{ V}; I_{GT} = 0.5\text{ mA}; R_{GK} = 1\text{ k}\Omega$	-	2	6	$\text{mA}$
$I_H$	Holding current	$V_D = 12\text{ V}; I_{GT} = 0.5\text{ mA}; R_{GK} = 1\text{ k}\Omega$	-	2	5	$\text{mA}$
$V_T$	On-state voltage	$I_T = 1\text{ A}$	-	1.2	1.35	$\text{V}$
$V_{GT}$	Gate trigger voltage	$V_D = 12\text{ V}; I_T = 10\text{ mA};$ gate open circuit $V_D = V_{DRM(max)}; I_T = 10\text{ mA}; T_j = 125^\circ\text{C};$ gate open circuit	0.2	0.3	0.8	$\text{V}$
$I_D, I_R$	Off-state leakage current	$V_D = V_{DRM(max)}; V_R = V_{RRM(max)}; T_j = 125^\circ\text{C}; R_{GK} = 1\text{ k}\Omega$	-	0.05	0.1	$\text{mA}$

**DYNAMIC CHARACTERISTICS**
 $T_j = 25^\circ\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$dV_D/dt$	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125^\circ\text{C};$ exponential waveform; $R_{GK} = 1\text{ k}\Omega$	-	25	-	$\text{V}/\mu\text{s}$
$t_{gt}$	Gate controlled turn-on time	$I_{TM} = 2\text{ A}; V_D = V_{DRM(max)}; I_G = 10\text{ mA}; dI_G/dt = 0.1\text{ A}/\mu\text{s}$	-	2	-	$\mu\text{s}$
$t_q$	Circuit commutated turn-off time	$V_D = 67\% V_{DRM(max)}; T_j = 125^\circ\text{C};$ $I_{TM} = 1.6\text{ A}; V_R = 35\text{ V}; dI_{TM}/dt = 30\text{ A}/\mu\text{s}; dV_D/dt = 2\text{ V}/\mu\text{s}; R_{GK} = 1\text{ k}\Omega$	-	100	-	$\mu\text{s}$

## Thyristors logic level

## BT169 series




Fig.1. Maximum on-state dissipation,  $P_{tot}$ , versus average on-state current,  $I_{T(AV)}$ , where  $a = \text{form factor} = I_{T(RMS)} / I_{T(AV)}$ .




Fig.4. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus number of cycles, for sinusoidal currents,  $f = 50$  Hz.




Fig.2. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus pulse width  $t_p$ , for sinusoidal currents,  $t_p \leq 10$  ms.




Fig.5. Maximum permissible repetitive rms on-state current  $I_{T(RMS)}$ , versus surge duration, for sinusoidal currents,  $f = 50$  Hz;  $T_{lead} \leq 83^\circ\text{C}$ .




Fig.3. Maximum permissible rms current  $I_{T(RMS)}$ , versus lead temperature,  $T_{lead}$ .




Fig.6. Normalised gate trigger voltage  $V_{GT}(T_j) / V_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .

## Thyristors logic level

## BT169 series




Fig.7. Normalised gate trigger current  
 $I_{GT}(T_j)/I_{GT}(25^\circ C)$ , versus junction temperature  $T_j$ .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current  $I_L(T_j)/I_L(25^\circ C)$ ,  
versus junction temperature  $T_j$ ,  $R_{GK} = 1 \text{ k}\Omega$ .




Fig.11. Transient thermal impedance  $Z_{th,j-lead}$ , versus  
pulse width  $t_p$ .




Fig.9. Normalised holding current  $I_H(T_j)/I_H(25^\circ C)$ ,  
versus junction temperature  $T_j$ ,  $R_{GK} = 1 \text{ k}\Omega$ .




Fig.12. Typical, critical rate of rise of off-state voltage,  
 $dV_D/dt$  versus junction temperature  $T_j$ .

**MECHANICAL DATA***Dimensions in mm*

Net Mass: 0.2 g




Fig.13. TO92; plastic envelope.

**Notes**

1. Epoxy meets UL94 V0 at 1/8".