

Philips Semiconductors

BT169 series

Product specification

Thyristors logic level

GENERAL DESCRIPTION

Glass passivated, sensitive gate thyristors in a plastic envelope, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

DESCRIPTION

PINNING - TO92 variant

PIN

1

2


3

QUICK REFERENCE DATA

	SYMBOL	PARAMETER	MAX.	MAX.	MAX.	MAX.	UNIT
	V _{DRM} , V _{RBM}	BT169 Repetitive peak off-state voltages	B 200	D 400	E 500	G 600	v
		Average on-state	0.5	0.5	0.5	0.5	A
0	I _{T(RMS)} I _{TSM}	RMS on-state current Non-repetitive peak on-state current	0.8 8	0.8 8	0.8 8	0.8 8	A A

PIN CONFIGURATION

SYMBOL



LIMITING VALUES

cathode

anode

gate

Limiting values in accordance with the Absolute Maximum System (IEC 134).

WW.DZSC.CO

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{\text{DRM}}, V_{\text{RRM}}$	Repetitive peak off-state voltages		5	B D E G 600 ¹	V
$I_{T(AV)}$	Average on-state current	half sine wave; T _{lead} ≤ 83 °C	-	0.5	А
I _{T(RMS)}	RMS on-state current	all conduction angles	-	0.8	А
I _{TSM}	Non-repetitive peak	t = 10 ms	-	8 9	Α
	on-state current	t = 8.3 ms	-	9	Α
l ² t dl _⊤ /dt	I ² t for fusing Repetitive rate of rise of on-state current after triggering	half sine wave; $T_j = 25 \degree C$ prior to surge $t = 10 \ ms$ $I_{TM} = 2 \ A; I_G = 10 \ mA;$ $dI_G/dt = 100 \ mA/\mu s$	-	0.32 50	A²s A/μs
I _{GM}	Peak gate current		-	EE 1, azsc.	А
V _{GM}	Peak gate voltage			5	V
	Peak reverse gate voltage	9		5	V
PGM	Peak gate power	over any 20 ms period		2	W W
	Average gate power Storage temperature	over any 20 ms period	-40	0.1 150	°C
T _j stg	Operating junction temperature	ZSC.COM	-40	125	Ŭ Ĵ



1 Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may Aswitch to the on-state. The rate of rise of current should not exceed 15 A/μs.

Thyristors	BT169 series
logic level	

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{thj-lead}$	Thermal resistance junction to lead		-	-	60	K/W
R _{th j-a}	Thermal resistance junction to ambient	pcb mounted; lead length = 4mm	-	150	-	K/W

STATIC CHARACTERISTICS

 $T_i = 25$ °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{GT}	Gate trigger current	$V_{D} = 12 V$; $I_{T} = 10 mA$; gate open circuit	-	50	200	μĄ
	Latching current	$V_{\rm D} = 12 \text{ V}; \text{ I}_{\rm GT} = 0.5 \text{ mÅ}; \text{ R}_{\rm GK} = 1 \text{ k}\Omega$	-	2	6	mA
I I _H	Holding current	$V_{\rm D} = 12 \text{ V}; I_{\rm GT} = 0.5 \text{ mA}; R_{\rm GK} = 1 \text{ k}\Omega$	-	2	5	mA
IV _⊤	On-state voltage	$I_T = 1 A$	-	1.2	1.35	V
V _{GT}	Gate trigger voltage	$\dot{V}_{D} = 12 \text{ V}; I_{T} = 10 \text{ mA}; \text{ gate open circuit}$	-	0.5	0.8	V
u		$V_{\rm D} = V_{\rm DRM(max)}; I_{\rm T} = 10 \text{ mA}; T_{\rm j} = 125 \text{ °C};$	0.2	0.3	-	V
		l date open circuit				
I _D , I _R	Off-state leakage current	$V_{D} = V_{DRM(max)}; V_{R} = V_{RRM(max)}; T_{j} = 125 \text{°C}; R_{GK} = 1 \text{ k}\Omega$	-	0.05	0.1	mA
		$n_{GK} = 1 \text{ ksz}$				

DYNAMIC CHARACTERISTICS


 $T_j = 25$ °C unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV _D /dt	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125 °C;$ exponential waveform; $R_{GK} = 1 k\Omega$	-	25	-	V/µs
t _{gt}	Gate controlled turn-on time	$I_{TM} = 2 \text{ A}; V_D = V_{DRM(max)}; I_G = 10 \text{ mA};$ $dI_G/dt = 0.1 \text{ A/}\mu\text{s}$	-	2	-	μs
t _q	Circuit commutated turn-off time		-	100	-	μs

Product specification

Thyristors logic level

BT169 series



Product specification

BT169 series


Thyristors logic level

5 <u>|T / A</u> IGT(Tj) 3 [GT(25°C) Tj = 125 C Tj = 25 C 4 Vo = 1.067 V Rs = 0.187 ohms 2.5 max typ 2 3 1.5 2 1 0.5 0 _ 0 0 └─ -50 0.5 1.5 2 2.5 0 50 Тј/С 100 150 VT / V Fig.7. Normalised gate trigger current $I_{GT}(T_j)/I_{GT}(25^{\circ}C)$, versus junction temperature T_j . Fig.10. Typical and maximum on-state characteristic. IL(Tj) IL(25°C) 100 Zth j-lead (K/W) 3 2.5 10 2 1 1.5 1 0.1 0.5 0.01 0us 0 └─ -50 0.1ms 1ms 10ms 0.1s 1s 10s 100 150 0 50 тј / С tp/s Fig.8. Normalised latching current $I_L(T_j)/I_L(25^{\circ}C)$, versus junction temperature T_j , $R_{GK} = 1 \ k\Omega$. Fig.11. Transient thermal impedance $Z_{th j-lead}$, versus pulse width t_{o} . 1000 dVD/dt (V/us) IH(Tj) IH(25°C) 3 2.5 100 2 RGK = 1 kohms 1.5 10 1 0.5 0 ∟ -50 ¹ŏ 50 100 150 0 50 тј / С 100 150 Tj / C Fig.9. Normalised holding current $I_H(T_j)/I_H(25^{\circ}C)$, versus junction temperature T_j , $R_{GK} = 1 \ k\Omega$. Fig.12. Typical, critical rate of rise of off-state voltage, dV_D/dt versus junction temperature T_{j} .

Thyristors logic level

BT169 series

MECHANICAL DATA



Notes 1. Epoxy meets UL94 V0 at 1/8".