

RF9936

PCS LOW NOISE AMPLIFIER/MIXER

Typical Applications

- CDMA/TDMA/DCS1900 PCS Systems
- PHS 1500/WLAN 2400 Systems
- Receivers Employing Diversity Antennas
- General Purpose Downconverter
- Micro-Cell PCS Base Stations
- Portable Battery Powered Equipment

Product Description

The RF9936 is a monolithic integrated receiver front-end for PCS applications. The IC contains all of the required components to implement the RF functions of the receiver front-end except for the passive filtering and LO generation. It contains two LNAs (low-noise amplifiers), a double-balanced Gilbert cell mixer, a balanced IF output, an LO isolation buffer amplifier, and an LO output buffer amplifier for providing the buffered LO signal as an output. On-chip digital logic is used to enable the appropriate LNA. The LNAs share a common output that permits insertion of a bandpass filter between the LNA output and the Mixer section. Analog gain adjustment is provided which allows 10dB variation in gain. The IC is designed to operate from a single 3.6 V power supply.

Optimum Technology Matching® Applied

- ☐ Si BJT
 ☐ Si Bi-CMOS
- ✓ GaAs HBT
 ☐ SiGe HBT
- GaAs MESFET
 Si CMOS

15 IF+

14 GND5


13 LO BUFF OUT

LNA SEL 1 24 GC VCC1 2 23 G VD9 GAIN ADJUST 22 V CC4 VCC2 3 GND1 4 21 GND8 LNA2 IN 5 20 LNA OUT GND2 6 19 GND7 18 MIX RF IN GND3 7 17 GND6 16 IF-

LO BUFF EN 11

LO IN 12





Package Style: SSOP-24

Features

- Complete Receiver Front-End
- Analog RF Gain Control
- Single 3.6 V Power Supply
- Digitally Selectable LNA Inputs
- Digitally Selectable Buffered LO Output
- 1500MHz to 2500MHz Operation

Ordering Information

RF9936 PCS Low Noise Amplifier/Mixer RF9936 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com




av 48 000822

RF9936

Absolute Maximum Ratings


| | • | |
|-------------------------------|-------------|----------|
| Parameter | Rating | Unit |
| Supply Voltage | -0.5 to 7.0 | V_{DC} |
| Input LO and RF Levels | +6 | dBm |
| Ambient Operating Temperature | -40 to +85 | °C |
| Storage Temperature | -40 to +150 | °C |



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

| Parameter | Specification | | Unit | Condition | |
|--------------------------------|---------------|---------------|------|-----------|---|
| Parameter | Min. | Тур. | Max. | Unit | Condition |
| Overall | | | | | T=25°C, V _{CC} =3.6V, RF=1959MHz, |
| RF Frequency Range | | 1500 to 2500 | | MHz | LO=1749MHz @ -2dBm |
| LO Frequency Range | | 1200 to 2500 | | MHz | |
| IF Frequency Range | | DC to 500 | | MHz | |
| ii i requerity runge | | 20 10 000 | | 171112 | 1kΩ balanced load, 2.5dB Image Filter Loss. |
| | | | | 4 | |
| Cascaded Performance | | | | | By varying the gain of the second stage, a trade-off of gain and noise figure against IP3 |
| | | | | | can be made. |
| Cascade Conversion Gain, Maxi- | | 27.5 | | dB | V _G ≤0.5V |
| mum | | | | | |
| Cascade Conversion Gain, Mini- | | 15.5 | | dB | V _G ≥2.5V |
| mum | | | |) / | \sim 1 |
| Cascade Input IP3 | | -14 | | dBm | Maximum Gain |
| Cascade Noise Figure | | -9 2.5 | | dBm dB | Minimum Gain Single sideband, at Maximum Gain Setting |
| Cascade Noise Figure | | 5.1 | | dB | Single sideband, at Minimum Gain Setting |
| | | 5.1 | 3 | ub. | The LNA section may be left unused. Power |
| First Section (LNA) | | | | \cup | is not connected to pin 1. The performance |
| First Section (LNA) | | | | • | is then as specified for the Second Section |
| N . E | | | | I.D. | (Mixer). |
| Noise Figure | | 1.4 <2.5:1 | | dB | logerstic integrally repetable of for antique represent |
| Input VSWR | | ₹2.5.1 | | | Input is internally matched for optimum noise figure from a 50Ω source. |
| Input IP3 | | +2 | | dBm | IP3 may be increased 10dB by connecting |
| | | 7 | | | pin 22 to V _{CC} through the matching inductor. |
| |) ` | 0 | | | The LNA's current then increases by 10mA. |
| | | | | | Other in-between IP3 vs. I _{CC} trade-offs may |
| Gain | | 13.5 | | dB | be made. See pin description for pin 20. |
| Reverse Isolation | 0 | 23 | | dB | |
| Output VSWR | .(| <1.5:1 | | dB | |
| Capa: rom | 0) | 11.011 | | | With 1kΩ balanced load. |
| Second Section (Misses) | | | | | Decrease in a the series of the second atoms |
| Second Section (Mixer) | | | | | By varying the gain of the second stage, a trade-off of gain and noise figure against IP3 |
| | | | | | can be made. Please see data plots. |
| Noise Figure | | 6.5 | | dB | Single Sideband, at maximum gain |
| | | 13.5 | | dB | Single Sideband, at minimum gain |
| Input VSWR | | 1.5:1 | | | |
| Input IP3 | | -3 | | dBm | At maximum gain |
| | | +2 | | dBm | At minimum gain |
| Conversion Gain, Maximum | | 16 | | dB | V _G ≤0.2V |
| Conversion Gain, Minimum | | 6 | | dB | V _G ≥2.5V |
| Output Impedance | | 1 | | kΩ | Balanced |

8-122 Rev A8 000822



Rev 48 000822 8-123

RF9936


| Pin | Function | Description | Interface Schematic |
|-----|----------------|---|----------------------------------|
| 1 | LNA SEL | Selects which LNA (LNA1 or LNA2) is active. This is a digitally controlled input. A logic "high" (≥3.1 V.) selects LNA2. A logic "low" (≤0.5 V.) selects LNA1. | LNA 10 kΩ SEL W |
| 2 | VCC1 | Supply Voltage for the Mixer and RF Buffer Amplifier. External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane. | VCC1 ()——(150 Ω) () VCC4 BIAS |
| 3 | VCC2 | Supply Voltage for the LNAs and associated select logic. External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane. | |
| 4 | GND1 | Ground connection for LNA2. Keep traces physically short and connect immediately to ground plane for best performance. | |
| 5 | LNA2 IN | RF Input pin for LNA2. This pin is internally DC blocked and internally matched for minimum noise figure (NOT for minimum VSWR), given a 50Ω source impedance. | |
| 6 | GND2 | Same as pin 4. | |
| 7 | GND3 | Ground connection for LNA1. Keep traces physically short and connect immediately to ground plane for best performance. | |
| 8 | LNA1 IN | RF Input pin for LNA1. This pin is internally DC blocked and internally matched for minimum noise figure (NOT for minimum VSWR), given a 50Ω source impedance. | |
| 9 | GND4 | Same as pin 7. | |
| 10 | VCC3 | Supply voltage for both LO buffer amplifiers. External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane. | |
| 11 | LO BUFF EN | Enable pin for the LO output buffer amplifier. This is a digitally controlled input. A logic "high" (≥3.1 V.) turns the buffer amplifier on, and the current consumption increases by 3mA (with -2dBm LO input). A logic "low" (≤0.5 V.) turns the buffer amplifier off. | LO 7.5 KΩ BUFF O SEN |
| 12 | LO IN | Mixer LO Input pin. This pin is internally DC blocked and matched to 50Ω | |
| 13 | LO BUFF OUT | Optional Buffered LO Output. This pin is internally DC blocked and matched to 50Ω . The buffer amplifier is switched on or off by the voltage level at pin 11. | |
| 14 | GND5 | Ground connection for both LO buffer amplifiers. Keep traces physically short and connect immediately to ground plane for best performance. | |
| 15 | IF+ | Open-collector IF Output pin. This is a balanced output. The output impedance is set by an internal 1000Ω resistor to pin 16. Thus the differential IF output impedance is 1000Ω . The resistor sets the operating impedance, but an external choke or matching inductor to V_{CC} must be supplied in order to bias this output. This inductor is typically incorpo- | F- F+ |
| | O(| rated in the matching network between the output and IF filter. Because this pin is biased to V_{CC} , a DC blocking capacitor must be used if the IF filter input has a DC path to ground. | = |
| 16 | IF- | Same as pin 15, except complementary output. | See pin 15. |
| 17 | GND6 | Ground connection for the Mixer. Keep traces physically short and connect immediately to ground plane for best performance. | |
| 18 | MIX RF IN | Mixer RF Input Pin. This pin is internally DC blocked and matched to 50Ω . | |
| 19 | GND7 | Same as pin 17. | |

8-124 Rev A8 000822

| 20 | Function | Description | Interface Schematic |
|----|----------|---|---------------------|
| | LNA OUT | LNA Output pin. This is an open-collector output. This pin is typically connected to pin 22 through a bias/matching inductor. This inductor, in conjunction with a series blocking/matching capacitor, forms a matching network to the 50Ω image filter and provides bias (see Application Example). The LNA's IP3 may be increased 10dB by connecting pin 20 to V_{CC} through the inductor. The LNA's current then increases by 10mA. Other in-between IP3 vs. I_{CC} trade-offs may be made by connecting resistance values between V_{CC} and the matching inductor. The two reference points for consideration are with 150Ω used, which is what connection to pin 22 achieves, the Input IP3 is +2dBm and the LNA I_{CC} is 5 mA. Using no resistance, the Input IP3 is +12 dBm and the LNA I_{CC} is 15 mA. Desired operating points in between these values | LINA OUT |
| 21 | GND8 | may be interpolated, roughly. Same as pin 17. | |
| 22 | VCC4 | Output supply voltage for the LNA Output (pin 20). This pin should NOT be connected to a voltage supply. This pin should be connected to pin 20 through a bias/matching inductor (see Application Example). External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane. | See pin 2. |
| 23 | GND9 | Same as pin 17. | |
| 24 | GC | Analog gain adjustment for RF buffer amplifier. Minimum gain is selected with 2.5 V to 3.0 V. Maximum gain is selected with 0 V to 0.5 V. When operating the RF9936 at fixed maximum gain, this pin may be grounded. | GC Ο 150 Ω 350 Ω |
| | , < | OR OR RECORDS | |

Pay 48 000822

Application Schematic




L1 and C2 serve dual purposes. L1 serves as an output bias choke, and C2 serves as a series DC block. In addition, the values of L1 and C2 may be chosen to form an impedance matching network if the IF filter's input impedance is not $100\,\Omega$. Otherwise, the values of L1 and C1 are chosen to form a parallel-resonant tank circuit at the IF

8-126 Rev A8 000822

Evaluation Board Schematic IF 210MHz


(Download Bill of Materials from www.rfmd.com.)



Rev A8 000822 8-127


8

Evaluation Board Layout (Assembly, Top layer, Mid-signal layer, Internal Ground layer)



8-128 Rev A8 000822

Evaluation Board Layout cont'd



Dov 49 000922



130 Pay 48 0008