IS61LV256

ISSI[®]

32K x 8 LOW VOLTAGE CMOS STATIC RAM

FEBRUARY 1996

FEATURES

- High-speed access time: 12, 15, 20, 25 ns
- · Automatic power-down when chip is deselected
- · CMOS low power operation
 - 345 mW (max.) operating
 - 7 mW (max.) CMOS standby
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs

DESCRIPTION


The *ISSI* IS61LV256 is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns maximum.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 50 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (CE). The active LOW Write Enable (WE) controls both writing and reading of the memory.

The IS61LV256 is available in the JEDEC standard 28-pin, 300-mil DIP and SOJ, plus the 450-mil TSOP package.

FUNCTIONAL BLOCK DIAGRAM




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1996, Integrated Silicon Solution, Inc.




dzsc.com

ISSI^{*}

PIN CONFIGURATION 28-Pin DIP and SOJ



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	Vcc Current
Not Selected (Power-down)	Х	Н	Х	High-Z	Isb1, Isb2
Output Disabled	Н	L	Н	High-Z	lcc1, lcc2
Read	Н	L	L	D оит	lcc1, lcc2
Write	L	L	Χ	Din	lcc1, lcc2

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V TERM	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	0.5	W
Іоит	DC Output Current (LOW)	20	mA

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	3.3V +10%, -5%
Industrial	-40°C to +85°C	$3.3V \pm 5\%$

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -2.0 mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., loL = 4.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	Vcc + 0.3	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
lu	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	-2 -5	2 5	μА
lLO	Output Leakage	GND ≤ Vouт ≤ Vcc, Outputs Disabled	Com. Ind.	-2 -5	2 5	μА

Notes

- 1. $V_{\parallel} = -3.0V$ for pulse width less than 10 ns.
- 2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-12 Min.	ns Max.		ns Max.		ns Max.	-25 Min.	ns Max.	Unit
lcc1	Vcc Operating Supply Current	$V_{CC} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = 0$	Com. Ind.	_	50 —	_	50 60	_	50 60	_	50 60	mA
Icc2	Vcc Dynamic Operating Supply Current	$V_{CC} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = f_{MAX}$	Com. Ind.	_	100	_	90 100	_	80 90	_	70 80	mA
IsB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} & \text{Vcc} = \text{Max.,} \\ & \text{Vin} = \text{ViH or Vil.} \\ & \overline{\text{CE}} \geq \text{ViH, f} = 0 \end{aligned}$	Com. Ind.	_	10	_	10 20	_	10 20	_ _	10 20	mA
lsB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:vcc} \begin{split} & \frac{V_{\text{CC}} = \text{Max.,}}{\text{CE}} \leq V_{\text{CC}} - 0.2\text{V,} \\ & \text{V}_{\text{IN}} > V_{\text{CC}} - 0.2\text{V, or} \\ & \text{V}_{\text{IN}} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	_	2	_	2 5	_	2 5	_	2 5	mA

Notes:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	5	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 3.3V$.

IS61LV256

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Cumbal	Doromotov	-12		-15 I	ns Max.	-20		-25		Llait
Symbol	Parameter	Min.	Max.	Min.	wax.	Min.	Max.	Min.	Max.	Unit
t RC	Read Cycle Time	12	_	15	_	20	_	25	_	ns
taa	Address Access Time	_	12	_	15	_	20	_	25	ns
tона	Output Hold Time	2	_	2	_	2	_	2	_	ns
tace	CE Access Time	_	12	_	15	_	20	_	25	ns
t DOE	OE Access Time	_	6	_	7	_	8	_	9	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	_	7	_	8	_	9	_	10	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	3	_	ns
thzce ⁽²⁾	CE to High-Z Output	_	5	_	6	_	9	_	10	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down	_	13	_	15	_	18	_	20	ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1a and 1b

AC TEST LOADS





Figure 1a.

Figure 1b.


IS61LV256

AC WAVEFORMS

READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- WE is HIGH for a Read Cycle.
 The device is continuously selected. OE, CE = VIL.
 Address is valid prior to or coincident with CE LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-12	ns	-15	ns	-20	ns	-25	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	12	_	15	_	20	_	25	_	ns
tsce	CE to Write End	8	_	10	_	13	_	15	_	ns
taw	Address Setup Time to Write End	8	_	10	_	15	_	20	_	ns
tна	Address Hold from Write End	0	_	0	_	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns
t P w E ⁽⁴⁾	WE Pulse Width	8	_	10	_	13	_	15	_	ns
t sd	Data Setup to Write End	6	_	8	_	10	_	12	_	ns
t HD	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	7	_	8	_	10	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	0		0		0		0		ns


Notes:

- 1. Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

 4. Tested with OE HIGH.


AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)(1,2)



7007

WRITE CYCLE NO. 2 (CE Controlled)(1,2)



Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
12	IS61LV256-12N	300-mil Plastic DIP
12	IS61LV256-12T	TSOP - 450 mil
12	IS61LV256-12J	300-mil Plastic SOJ
15	IS61LV256-15N	300-mil Plastic DIP
15	IS61LV256-15T	450-mil TSOP
15	IS61LV256-15J	300-mil Plastic SOJ
20	IS61LV256-20N	300-mil Plastic DIP
20	IS61LV256-20T	450-mil TSOP
20	IS61LV256-20J	300-mil Plastic SOJ
25	IS61LV256-25N	300-mil Plastic DIP
25	IS61LV256-25T	450-mil TSOP
25	IS61LV256-25J	300-mil Plastic SOJ

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS61LV256-12NI	300-mil Plastic DIP
12	IS61LV256-12TI	TSOP - 450 mil
12	IS61LV256-12JI	300-mil Plastic SOJ
15	IS61LV256-15NI	300-mil Plastic DIP
15	IS61LV256-15TI	450-mil TSOP
15	IS61LV256-15JI	300-mil Plastic SOJ
20	IS61LV256-20NI	300-mil Plastic DIP
20	IS61LV256-20TI	450-mil TSOP
20	IS61LV256-20JI	300-mil Plastic SOJ
25	IS61LV256-25NI	300-mil Plastic DIP
25	IS61LV256-25TI	450-mil TSOP
25	IS61LV256-25JI	300-mil Plastic SOJ