# -5V Differential ECL to TTL **Translator**

The MC10ELT/100ELT25 is a differential ECL to TTL translator. Because ECL levels are used, a +5 V, -5.2 V (or -4.5 V) and ground are required. The small outline 8-lead package and the single gate of the ELT25 makes it ideal for those applications where space, performance and low power are at a premium.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.

The 100 Series contains temperature compensation.

- 2.6 ns Typical Propagation Delay
- 100 MHz F<sub>MAX</sub> CLK
- 24 mA TTL Outputs
- Flow Through Pinouts
- ESD Protection: >1 KV HBM, > 400 V MM
- Operating Range: V<sub>CC</sub>= 4.5 V to 5.5 V with GND= 0 V;  $V_{EE}$ = -4.2 V to -5.7 V with GND= 0 V
- Internal Input Pulldown Resistors
- Q Output will default HIGH with inputs open or < 1.3 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 38 devices




Figure 1. 8-Lead Pinout and Logic Diagram (Top View)

|                 | (Top View)  |   |  |  |  |  |  |  |  |
|-----------------|---|---|--|--|--|--|--|--|--|
| PIN DESCRIPTION |   |   |  |  |  |  |  |  |  |
|                 | PIN   | FUNCTION  |  |  |  |  |  |  |  |
|                 | D, D<br>Q<br>V <sub>BB</sub><br>VCC<br>VEE<br>PDGND<br>NC | ECL Differential Inputs TTL Output Reference Voltage Output Positive Supply Negative Supply Ground No Connect |  |  |  |  |  |  |  |



## ON Semiconductor

http://onsemi.com

### **MARKING DIAGRAMS\***



SO-8 **D SUFFIX CASE 751** 





TSSOP-8 **DT SUFFIX CASE 948R** 



<sup>8</sup> A A A A KT25 **ALYW** 

L = Wafer Lot H = MC10Y = YearK = MC100A = Assembly Location W = Work Week

## ORDERING INFORMATION

| ORDERING INFORMATION |         |                  |  |  |  |  |  |  |  |
|----------------------|---------|------------------|--|--|--|--|--|--|--|
| Device               | Package | Shipping         |  |  |  |  |  |  |  |
| MC10ELT25D           | SO-8    | 98 Units/Rail    |  |  |  |  |  |  |  |
| MC10ELT25DR2         | SO-8    | 2500 Tape & Reel |  |  |  |  |  |  |  |
| MC100ELT25D          | SO-8    | 98 Units/Rail    |  |  |  |  |  |  |  |
| MC100ELT25DR2        | SO-8    | 2500 Tape & Reel |  |  |  |  |  |  |  |
| MC10ELT25DT          | TSSOP-8 | 98 Units/Rail    |  |  |  |  |  |  |  |
| MC10ELT25DTR2        | TSSOP-8 | 2500 Tape & Reel |  |  |  |  |  |  |  |
| MC100ELT25DT         | TSSOP-8 | 98 Units/Rail    |  |  |  |  |  |  |  |
| MC100ELT25DTR2       | TSSOP-8 | 2500 Tape & Reel |  |  |  |  |  |  |  |

dzsc.com

<sup>\*</sup>For additional information, see Application Note AND8002/D

## MAXIMUM RATINGS (Note 1)

| Symbol            | Parameter                                | Condition 1         | Condition 2              | Rating               | Units |
|-------------------|--|---------------------|--------------------------|----------------------|-------|
| V <sub>CC</sub>   | Positive Power Supply                    | GND = 0 V           | V <sub>EE</sub> = -5.0 V | 7                    | V     |
| V <sub>EE</sub>   | Negative Power Supply                    | GND = 0 V           | V <sub>CC</sub> = +5.0 V | -8                   | V     |
| $V_{IN}$          | Input Voltage                            | GND = 0 V           |                          | 0 to V <sub>EE</sub> | ٧     |
| I <sub>BB</sub>   | V <sub>BB</sub> Sink/Source              |                     |                          | ± 0.5                | mA    |
| TA                | Operating Temperature Range              |                     |                          | -40 to +85           | °C    |
| T <sub>stg</sub>  | Storage Temperature Range                |                     |                          | -65 to +150          | °C    |
| $\theta_{JA}$     | Thermal Resistance (Junction to Ambient) | 0 LFPM<br>500 LFPM  | 8 SOIC<br>8 SOIC         | 190<br>130           | °C/W  |
| $\theta_{JC}$     | Thermal Resistance (Junction to Case)    | std bd              | 8 SOIC                   | 41 to 44             | °C/W  |
| $\theta_{JA}$     | Thermal Resistance (Junction to Ambient) | 0 LFPM<br>500 LFPM  | 8 TSSOP<br>8 TSSOP       | 185<br>140           | °C/W  |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction to Case)    | std bd              | 8 TSSOP                  | 41 to 44 ± 5%        | °C/W  |
| T <sub>sol</sub>  | Wave Solder                              | <2 to 3 sec @ 248°C |                          | 265                  | °C    |

<sup>1.</sup> Maximum Ratings are those values beyond which device damage may occur.

## 10ELT SERIES NECL DC CHARACTERISTICS V<sub>CC</sub>= 5.0 V; V<sub>EE</sub>= -5.0 V; GND= 0 V (Note 2)

|                    |   | –40°C |     | 25°C  |       | 85°C |       |       |     |       |      |
|--------------------|---|-------|-----|-------|-------|------|-------|-------|-----|-------|------|
| Symbol             | Characteristic  | Min   | Тур | Max   | Min   | Тур  | Max   | Min   | Тур | Max   | Unit |
| V <sub>IH</sub>    | Input HIGH Voltage (Single Ended)                               | -1230 |     | -890  | -1130 |      | -810  | -1060 |     | -720  | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single Ended)                                | -1950 |     | -1500 | -1950 |      | -1480 | -1950 |     | -1445 | mV   |
| $V_{BB}$           | Output Voltage Reference  | -1.43 |     | -1.30 | -1.35 |      | -1.25 | -1.31 |     | -1.19 | V    |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 3) | -2.8  |     | 0.0   | -2.8  |      | 0.0   | -2.8  |     | 0.0   | V    |
| I <sub>IH</sub>    | Input HIGH Current  |       |     | 150   |       |      | 150   |       |     | 150   | μΑ   |
| I <sub>IL</sub>    | Input LOW Current   | 0.5   |     |       | 0.5   |      |       | 0.3   |     |       | μΑ   |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 2. Input parameters vary 1:1 with GND.  $V_{EE}$  can vary +0.06 V / -0.5 V.
- 3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with GND.

## 100ELT SERIES NECL DC CHARACTERISTICS $V_{CC}$ = 5.0 V; $V_{EE}$ = -5.0 V; GND= 0 V (Note 4)

|                    |   |       | −40°C 25°C |       | 85°C  |     |       |       |     |       |      |
|--------------------|---|-------|------------|-------|-------|-----|-------|-------|-----|-------|------|
| Symbol             | Characteristic  | Min   | Тур        | Max   | Min   | Тур | Max   | Min   | Тур | Max   | Unit |
| V <sub>IH</sub>    | Input HIGH Voltage (Single Ended)                               | -1165 |            | -880  | -1165 |     | -880  | -1165 |     | -880  | mV   |
| $V_{IL}$           | Input LOW Voltage (Single Ended)                                | -1810 |            | -1475 | -1810 |     | -1475 | -1810 |     | -1475 | mV   |
| $V_{BB}$           | Output Voltage Reference  | -1.38 |            | -1.26 | -1.38 |     | -1.26 | -1.38 |     | -1.26 | V    |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 5) | -2.8  |            | 0.0   | -2.8  |     | 0.0   | -2.8  |     | 0.0   | V    |
| I <sub>IH</sub>    | Input HIGH Current  |       |            | 150   |       |     | 150   |       |     | 150   | μΑ   |
| I <sub>IL</sub>    | Input LOW Current   | 0.5   |            |       | 0.5   |     |       | 0.5   |     |       | μΑ   |

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 4. Input parameters vary 1:1 with GND.  $V_{EE}$  can vary +0.8 V / -0.5 V.
- 5. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with GND.

## TTL OUTPUT DC CHARACTERISTICS $V_{CC}$ = 4.5 V to 5.5 V; $T_A$ = -40°C to +85°C

| Symbol           | Characteristic                | Condition                  | Min  | Тур | Max | Unit |
|------------------|-------------------------------|----------------------------|------|-----|-----|------|
| V <sub>OH</sub>  | Output HIGH Voltage           | $I_{OH} = -3.0 \text{ mA}$ | 2.4  |     |     | V    |
| V <sub>OL</sub>  | Output LOW Voltage            | I <sub>OL</sub> = 24 mA    |      |     | 0.5 | V    |
| I <sub>CCH</sub> | Power Supply Current          |                            |      | 11  | 16  | mA   |
| I <sub>CCL</sub> | Power Supply Current          |                            |      | 13  | 18  | mA   |
| I <sub>EE</sub>  | Negative Power Supply Current |                            |      | 15  | 21  | mA   |
| Ios              | Output Short Circuit Current  |                            | -150 |     | -60 | mA   |

## AC CHARACTERISTICS $V_{CC}$ = 5.0 V; $V_{EE}$ = -5.0 V; GND= 0 V (Note 6 and Note 7)

|                                  |  | -40°C |     | 25°C |     | 85°C       |      |     |     |      |      |
|----------------------------------|--|-------|-----|------|-----|------------|------|-----|-----|------|------|
| Symbol                           | Characteristic   | Min   | Тур | Max  | Min | Тур        | Max  | Min | Тур | Max  | Unit |
| f <sub>max</sub>                 | Maximum Toggle Frequency   |       | 100 |      |     | 100        |      |     | 100 |      | MHz  |
| t <sub>PLH</sub>                 | Propagation Delay @ 1.5 V C <sub>L</sub> = 20 pF   | 1.7   |     | 3.6  | 1.7 |            | 3.6  | 1.7 |     | 3.6  | ns   |
| t <sub>PHL</sub>                 | Propagation Delay @ 1.5 V C <sub>L</sub> = 20 pF   | 2.6   |     | 4.1  | 2.6 |            | 4.1  | 2.6 |     | 4.1  | ns   |
| t <sub>JITTER</sub>              | Cycle-to-Cycle Jitter  |       | TBD |      |     | TBD        |      |     | TBD |      | ps   |
| t <sub>r</sub><br>t <sub>f</sub> | Output Rise/Fall Times QTTL $C_L = 20 \text{ pF}$<br>$10\% - 90\%$ $C_L = 20 \text{ pF}$ |       |     |      |     | 1.9<br>2.3 |      |     |     |      | ns   |
| V <sub>PP</sub>                  | Input Swing (Note 8)   | 200   |     | 1000 | 200 |            | 1000 | 200 |     | 1000 | mV   |

 <sup>6.</sup> V<sub>CC</sub> can vary ± 0.25 V.
 V<sub>EE</sub> can vary +0.06 V / -0.5 V for 10ELT; V<sub>EE</sub> can vary +0.8 V / -0.5 V for 100ELT.
 7. All loading with 500 ohms to GND, CL = 20 pF.
 8. V<sub>PP</sub>(min) is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈40.




Figure 2. TTL Output Loading Used for Device Evaluation

## **Resource Reference of Application Notes**

AN1404 – ECLinPS Circuit Performance at Non–Standard V<sub>IH</sub> Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 — Designing with PECL (ECL at +5.0 V)

AN1503 - ECLinPS I/O SPICE Modeling Kit

**AN1504** – Metastability and the ECLinPS Family

AN1560 \_ Low Voltage ECLinPS SPICE Modeling Kit

AN1568 – Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 – Using Wire–OR Ties in ECLinPS Designs

AN1672 – The ECL Translator Guide

AND8001 – Odd Number Counters Design


**AND8002** – Marking and Date Codes

AND8020 – Termination of ECL Logic Devices

http://opsami.com

## **PACKAGE DIMENSIONS**

## SO-8 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751-07



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWARLE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN
  EXCESS OF THE D DIMENSION AT MAXIMUM
  MATERIAL CONDITION.


|     | MILLIN    | IETERS | INC       | HES   |  |  |  |  |  |
|-----|-----------|--------|-----------|-------|--|--|--|--|--|
| DIM | MIN       | MAX    | MIN       | MAX   |  |  |  |  |  |
| Α   | 4.80      | 5.00   | 0.189     | 0.197 |  |  |  |  |  |
| В   | 3.80      | 4.00   | 0.150     | 0.157 |  |  |  |  |  |
| C   | 1.35      | 1.75   | 0.053     | 0.069 |  |  |  |  |  |
| D   | 0.33 0.51 |        | 0.013     | 0.020 |  |  |  |  |  |
| G   | 1.27      | 7 BSC  | 0.050 BSC |       |  |  |  |  |  |
| Н   | 0.10      | 0.25   | 0.004     | 0.010 |  |  |  |  |  |
| J   | 0.19      | 0.25   | 0.007     | 0.010 |  |  |  |  |  |
| K   | 0.40      | 1.27   | 0.016     | 0.050 |  |  |  |  |  |
| M   | 0 °       | 8 °    | 0 °       | 8 °   |  |  |  |  |  |
| N   | 0.25      | 0.50   | 0.010     | 0.020 |  |  |  |  |  |
| S   | 5.80      | 6.20   | 0.228     | 0.244 |  |  |  |  |  |

## **PACKAGE DIMENSIONS**

## TSSOP-8 **DT SUFFIX**

PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A** 

**DETAIL E** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- DTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

|     | MILLIN    | IETERS | INCHES    |       |  |  |
|-----|-----------|--------|-----------|-------|--|--|
| DIM | MIN       | MAX    | MIN       | MAX   |  |  |
| Α   | 2.90      | 3.10   | 0.114     | 0.122 |  |  |
| В   | 2.90      | 3.10   | 0.114     | 0.122 |  |  |
| С   | 0.80      | 1.10   | 0.031     | 0.043 |  |  |
| D   | 0.05      | 0.15   | 0.002     | 0.006 |  |  |
| F   | 0.40 0.70 |        | 0.016     | 0.028 |  |  |
| G   | 0.65      | BSC    | 0.026 BSC |       |  |  |
| K   | 0.25      | 0.40   | 0.010     | 0.016 |  |  |
| L   | 4.90      | BSC    | 0.193 BSC |       |  |  |
| M   | 0°        | 6 °    | 0°        | 6°    |  |  |

# **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## **PUBLICATION ORDERING INFORMATION**

## NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

**Phone**: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.

MC10ELT25/D