FAMILY OF 880-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION


SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

- Micro-Power Operation . . . < 1 μA/Channel
- Input Common-Mode Range Exceeds the Rails . . . −0.1 V to V_{CC} + 5 V
- Reverse Battery Protection Up To 18 V
- Rail-to-Rail Input/Output
- Gain Bandwidth Product . . . 5.5 kHz
- Supply Voltage Range . . . 2.5 V to 16 V
- Specified Temperature Range
 - $-T_A = 0^{\circ}C$ to $70^{\circ}C$. . . Commercial Grade
 - T_A = −40°C to 125°C . . . Industrial Grade
- Ultrasmall Packaging
 - 5-Pin SOT-23 (TLV2401)
 - 8-Pin MSOP (TLV2402)
- Universal OpAmp EVM (Refer to the EVM Selection Guide SLOU060)


description

The TLV240x family of single-supply operational amplifiers has the lowest supply current available today at only 880 nA per channel. Reverse battery protection guards the amplifier from an overcurrent condition due to improper battery installation. For harsh environments, the inputs can be taken 5 V above the positive supply rail without damage to the device.

Operational Amplifier



SUPPLY CURRENT vs SUPPLY VOLTAGE



The low supply current is coupled with extremely low input bias currents enabling them to be used with mega- Ω resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 390 μ V, CMRR of 120 dB and minimum open loop gain of 130 V/mV at 2.7 V.

The maximum recommended supply voltage is as high as 16 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V and 15 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micro-power microcontrollers available today including TI's MSP430.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and guads in TSSOP.

SELECTION OF SINGLE SUPPLY OPERATIONAL AMPLIFIER PRODUCTST

DEVICE	V _{CC}	V _{IO} (mV)	BW (MHz)	SLEW RATE (V/μs)	ICC/ch (μA)	RAIL-TO-RAIL
TLV240x [‡]	2.5–16	0.390	0.005	0.002	0.880	I/O
TLV224x	2.5–12	0.600	0.005	0.002	1	I/O
TLV2211	2.7–10	0.450	0.065	0.025	13	0
TLV245x	2.7–6	0.020	0.22	0.110	23	I/O
TLV225x	2.7-8	0.200	0.2	0.12	35	0

[†] All specifications are typical values measured at 5 V.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This device also offers 18-V reverse battery protection and 5-V over-the-rail operation on the inputs.

TLV2401, TLV2402, TLV2404 FAMILY OF 880-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT

OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION

SLOS244B – FEBRUARY 2000 – REVISED NOVEMBER 2000

TLV2401 AVAILABLE OPTIONS

			PACKAGED DEVICES				
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	SOT-23 [†] (DBV)	SYMBOLS	PLASTIC DIP (P)		
0°C to 70°C	1500\/	TLV2401CD	TLV2401CDBV	VAWC	_		
-40°C to 125°C	1500 μV	TLV2401ID	TLV2401IDBV	VAWI	TLV2401IP		

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2401CDR).

TLV2402 AVAILABLE OPTIONS

			PACKAGED DEVICES				
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	MSOP [†] (DGK)	SYMBOLS	PLASTIC DIP (P)		
0°C to 70°C	1500 μV	TLV2402CD	TLV2402CDGK	xxTIAIX	_		
-40°C to 125°C	1500 μν	TLV2402ID	TLV2402IDGK	xxTIAIY	TLV2402IP		


[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2402CDR).


TLV2404 AVAILABLE OPTIONS


		PA	CKAGED DEVICES	
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	PLASTIC DIP (N)	TSSOP (PW)
0°C to 70°C	1500\/	TLV2404CD	TLV2404CN	TLV2404CPW
-40°C to 125°C	1500 μV	TLV2404ID	TLV2404IN	TLV2404IPW

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2404CDR).


TLV240x PACKAGE PINOUTS







TLV2404 D, N, OR PW PACKAGE (TOP VIEW)



SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	17 V
Differential input voltage range, V _{ID}	±20 V
Input current range, I _I (any input)	±10 mA
Output current range, IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : C suffix	0°C to 70°C
I suffix	40°C to 125°C
Maximum junction temperature, T _{.J}	
Storage temperature range, T _{stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND

DISSIPATION RATING TABLE

PACKAGE	(∘C/W) ⊝JC	[⊝] JA (°C/W)	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	T _A = 125°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.6	1022 mW	204.4 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DGK (8)	54.2	259.9	481 mW	96.2 mW
N (14)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage Vee	Single supply	2.5	16	V
Supply voltage, VCC	Split supply	±1.25	±8	V
Common-mode input voltage range, V _{ICR}		-0.1	V _{CC} +5	V
Operating free circumparature T.	C-suffix	0	70	°C
Operating free-air temperature, T _A	I-suffix	-40	125	-0

TLV2401, TLV2402, TLV2404 FAMILY OF 880-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDITIO	NS	T _A †	MIN	TYP	MAX	UNIT
V. 0	Input offeet voltege	$V_O = V_{CC}/2 V$		25°C		390	1200	\/
VIO	Input offset voltage	$V_{IC} = V_{CC}/2 V$		Full range			1500	μV
αγιο	Offset voltage draft	$R_S = 50 \Omega$		25°C		3		μV/°C
			V27V	25°C	63	120		
			$V_{CC} = 2.7 \text{ V}$	Full range	60			dB
CMDD	CMRR Common-mode rejection ratio	$V_{IC} = 0$ to V_{CC} ,	V _{CC} = 5 V	25°C	70	120		
CIVIRR COI		$R_S = 50 \Omega$		Full range	63			
			V _{CC} = 15 V	25°C	80	120		
				Full range	75			
		V 07V V 4V	D 50010	25°C	130	400		
		$V_{CC} = 2.7 \text{ V}, V_{O(pp)} = 1 \text{ V},$	KC = 200 K73	Full range	30			1 1
_	Large-signal differential voltage	V 5V V 2V	D. 500 kO	25°C	300	1000		\//==\/
AVD	amplification	$V_{CC} = 5 \text{ V}, V_{O(pp)} = 3 \text{ V},$	$K\Gamma = 200 \text{ K}75$	Full range	100			V/mV
		$V_{CC} = 15 \text{ V}, V_{O(pp)} = 6 \text{ V},$	D 5001-0	25°C	1000	1800		
			∠ = 200 K73	Full range	120			

Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

input characteristics

	PARAMETER	TEST CONDIT	IONS	T _A †	MIN	TYP	MAX	UNIT	
				25°C		25	250		
I _{IO}	IO Input offset current		TLV240xC	Full range			300	рА	
		$V_{O} = V_{CC}/2 V,$ $V_{IC} = V_{CC}/2 V,$ $R_{S} = 50 \Omega$	TLV240xI	Full range			400		
		V C = VCC/2 V, $R_S = 50 \Omega$		25°C		100	300		
I _{IB}	Input bias current		TLV240xC	F			350	рΑ	
			TLV240xI	Full range			900		
r _{i(d)}	Differential input resistance			25°C		300		МΩ	
C _{i(c)}	Common-mode input capacitance	f = 100 kHz		25°C		3		pF	

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

output characteristics

	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	UNIT
			Vaa 27V	25°C	2.65	2.68		
			V _{CC} = 2.7 V	Full range	2.63			
		$V_{IC} = V_{CC}/2$,	V 5 V	25°C	4.95	4.98		
	High-level output voltage	$V_{IC} = V_{CC}/2$, $I_{OH} = -2 \mu A$	V _{CC} = 5 V	Full range	4.93			
			V 45.V	25°C	14.95	14.98		
V			Full range	14.93] , [
VOH			V _{CC} = 2.7 V	25°C	2.62	2.65]
			vCC = 2.7 v	Full range	2.6			
		$V_{IC} = V_{CC}/2,$ $I_{OH} = -50 \mu A$	V _{CC} = 5 V	25°C	4.92	4.95		
				Full range	4.9			
			V _{CC} = 15 V	25°C	14.92	14.95		
			ACC = 12 A	Full range	14.9			1 1
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	2 A	25°C		90	150	
\/ . .	Low-level output voltage	$V_{IC} = V_{CC}/2$, Ic)[= 2 μΑ	Full range			180	mV
VOL		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	- 50 uA	25°C		180	230	l IIIV
		$V_{IC} = V_{CC}/2$, $I_{OL} = 50 \mu A$		Full range			260	
lo	Output current	$V_O = 0.5 \text{ V from}$	rail	25°C		±200	, and the second	μΑ

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

power supply

	PARAMETER	TEST CO	NDITIONS	T _A †	MIN	TYP	MAX	UNIT
			Vac - 2.7 V or 5 V	25°C		880	950	
		Vo - Voo/2	V _{CC} = 2.7 V or 5 V	Full range			1290	nA
Icc	Supply current (per channel)	$V_O = V_{CC}/2$	V _{CC} = 15 V	25°C		900	990	TIA
				Full range			1350	
	Reverse supply current	$V_{CC} = -18 \text{ V}, V_{IN} = 0 \text{ V},$ $V_{O} = \text{Open circuit}$		25°C		50		nA
		$V_{CC} = 2.7 \text{ to 5 V},$		25°C	100	120		dB
	Barrar armah matantina matin	$V_{IC} = V_{CC}/2 V$	TLV240xC	Full rooms	96			uБ
PSRR	Power supply rejection ratio (ΔV _{CC} /ΔV _{IO})	No load,	TLV240xI	Full range	85			dB
	(2.00-1.10)	$V_{CC} = 5 \text{ to } 15 \text{ V}, V_{IC} = V_{CC}/2 \text{ V},$ No load		25°C	100	120		dB
				Full range	100			uБ

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

TLV2401, TLV2402, TLV2404 FAMILY OF 880-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

dynamic performance

	PARAMETER	TEST CONDITION	S	TA	MIN	TYP MAX	UNIT
UGBW	Unity gain bandwidth	$R_L = 500 \text{ k}\Omega$,	C _L = 100 pF	25°C		5.5	kHz
SR	Slew rate at unity gain	$V_{O(pp)} = 0.8 \text{ V}, \qquad R_{L} = 500 \text{ k}\Omega,$	C _L = 100 pF	25°C		2.5	V/ms
φМ	Phase margin	$R_{I} = 500 \text{ k}\Omega, \qquad C_{I} = 100 \text{ pF}$		25°C		60°	
	Gain margin	$R_L = 500 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	= 100 pr			15	dB
t _S	Settling time	$V_{CC} = 2.7 \text{ or } 5 \text{ V},$ $V_{(STEP)PP} = 1 \text{ V}, C_L = 100 \text{ pF},$ $A_V = -1, R_L = 100 \text{ k}\Omega$	0.1%	25°C		1.84	
		V _{CC} = 15 V,	0.1%	25*0		6.1	ms
		$V(STEP)PP = 1 V$, $C_L = 100 pF$, $A_V = -1$, $R_L = 100 k\Omega$	0.01%			32	1

noise/distortion performance

	PARAMETER	TEST CONDITIONS	TA	MIN T	YP MA	X UNIT
V _n	Equivalent input noise voltage	f = 10 Hz	25°C		800	nV/√ Hz
		f = 100 Hz		;	500	nv/vHz
In	Equivalent input noise current	f = 100 Hz			8	fA/√Hz

TLV2401, TLV2402, TLV2404 FAMILY OF 880-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000


TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
VIO	Input Offset Voltage	vs Common-mode input voltage	1, 2, 3
Iв	land Ring Council	vs Free-air temperature	4, 6, 8
	Input Bias Current	vs Common-mode input voltage	5, 7, 9
li o	Input Offset Current	vs Free-air temperature	4, 6, 8
IIO	input Oliset Current	vs Common-mode input voltage	5, 7, 9
CMRR	Common-mode rejection ratio	vs Frequency	10
Vон	High-level output voltage	vs High-level output current	11, 13, 15
VOL	Low-level output voltage	vs Low-level output current	12, 14, 16
VO(PP)	Output voltage peak-to-peak	vs Frequency	17
Z _O	Output impedance	vs Frequency	18
Icc	Supply current	vs Supply voltage	19
PSRR	Power supply rejection ratio	vs Frequency	20
A _{VD}	Differential voltage gain	vs Frequency	21
	Phase	vs Frequency	21
	Gain-bandwidth product	vs Supply voltage	22
SR	Slew rate	vs Free-air temperature	23
φm	Phase margin	vs Capacitive load	24
	Gain margin	vs Capacitive load	25
	Supply current	vs Reverse voltage	26
	Voltage noise over a 10 Second Period		27
	Large signal follower pulse response		28, 29, 30
	Small signal follower pulse response		31
	Large signal inverting pulse response		32, 33, 34
	Small signal inverting pulse response		35
	Crosstalk	vs Frequency	36

SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

TYPICAL CHARACTERISTICS










INPUT OFFSET VOLTAGE









INPUT BIAS / OFFSET CURRENT





INPUT BIAS / OFFSET CURRENT vs FREE-AIR TEMPERATURE




INPUT BIAS / OFFSET CURRENT INPUT BIAS / OFFSET CURRENT COMMON-MODE INPUT








INPUT BIAS / OFFSET CURRENT COMMON-MODE INPUT VOLTAGE





SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000


TYPICAL CHARACTERISTICS






SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000


TYPICAL CHARACTERISTICS




DIFFERENTIAL VOLTAGE GAIN AND PHASE




SLEW RATE vs FREE-AIR TEMPERATURE





POWER SUPPLY REJECTION RATIO



GAIN BANDWIDTH PRODUCT vs











SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000


TYPICAL CHARACTERISTICS








LARGE SIGNAL FOLLOWER



SUPPLY CURRENT vs REVERSE VOLTAGE



LARGE SIGNAL FOLLOWER PULSE RESPONSE





Figure 28

LARGE SIGNAL FOLLOWER PULSE RESPONSE









SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

TYPICAL CHARACTERISTICS


SMALL SIGNAL FOLLOWER PULSE RESPONSE




LARGE SIGNAL INVERTING PULSE RESPONSE




LARGE SIGNAL INVERTING PULSE RESPONSE




LARGE SIGNAL INVERTING PULSE RESPONSE



SMALL SIGNAL INVERTING PULSE RESPONSE



CROSSTALK vs





SLUSZ44B - FEBRUARY 2000 - REVISED NOVEMBER 200

APPLICATION INFORMATION

reverse battery protection

The TLV2401/2/4 are protected against reverse battery voltage up to 18 V. When subjected to reverse battery condition the supply current is typically less than 100 nA at 25°C (inputs grounded and outputs open). This current is determined by the leakage of 6 Schottky diodes and will therefore increase as the ambient temperature increases.

When subjected to reverse battery conditions and negative voltages applied to the inputs or outputs, the input ESD structure will turn on—this current should be limited to less than 10 mA. If the inputs or outputs are referred to ground, rather than midrail, no extra precautions need be taken.

common-mode input range

The TLV2401/2/4 has rail-to-rail input and outputs. For common-mode inputs from -0.1 V to $V_{CC} - 0.8$ V a PNP differential pair will provide the gain.

For inputs between V_{CC} – 0.8 V and V_{CC} , two NPN emitter followers buffering a second PNP differential pair provide the gain. This special combination of NPN/PNP differential pair enables the inputs to be taken 5 V above the rails, because as the inputs go above V_{CC} , the NPNs switch from functioning as transistors to functioning as diodes. This will lead to an increase in input bias current. The second PNP differential pair continues to function normally as the inputs exceed V_{CC} .

The TLV2401/2/4 has a negative common-input range that exceeds ground by 100 mV. If the inputs are taken much below this, reduced open loop gain will be observed with the ultimate possibility of phase inversion.

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 37. Output Offset Voltage Model



SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

APPLICATION INFORMATION

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 38).




Figure 38. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 39. 2-Pole Low-Pass Sallen-Key Filter

SLOS244B – FEBRUARY 2000 – REVISED NOVEMBER 2000

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV240x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series
 inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
 thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of
 the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at
 the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 40 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of THS240x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 40. Maximum Power Dissipation vs Free-Air Temperature

SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 41 are generated using the TLV240x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 41. Boyle Macromodels and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.




SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).




SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

MECHANICAL INFORMATION

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions include mold flash or protrusion.

SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

MECHANICAL INFORMATION

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187


SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

MECHANICAL INFORMATION

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)




SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

MECHANICAL INFORMATION

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001


SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

MECHANICAL INFORMATION

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated