

# HD74LS74A • Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear)

查询HD74LS74A供应商

捷多邦, 专业PCB打样工厂, 24小时加


急出货

## FUNCTION TABLE


Inputs				Outputs	
Preset	Clear	Clock	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>

Notes) H; high level, L; low level, X; irrelevant  
 †; transition from low to high level  
 Q<sub>0</sub>; level of Q before the indicated steady-state conditions were established.  
 $\bar{Q}$ <sub>0</sub>; complement of Q<sub>0</sub> or level of  $\bar{Q}$  before the indicated steady-state input conditions were established.  
 \*; This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

## TIMING DEFINITION



## PIN ARRANGEMENT



## RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Clock frequency	$f_{clock}$	0	—	25	MHz
Pulse width	Clock High	25	—	—	ns
	Clear/Preset	25	—	—	ns
Setup time	'H' Data	20†	—	—	ns
	'L' Data	20†	—	—	
Hold time	$t_h$	5†	—	—	ns

Note) †; The arrow indicates the rising edge.

## ELECTRICAL CHARACTERISTICS (Ta = -20 ~ +75°C)

Item	Symbol	Test Conditions	min	typ*	max	Unit	
Input voltage	$V_{IH}$		2.0	—	—	V	
	$V_{IL}$		—	—	0.8	V	
	$V_{OH}$	$V_{CC}=4.75V, V_{IH}=2V, V_{IL}=0.8V, I_{OH}=-400\mu A$	2.7	—	—	V	
Output voltage	$V_{OL}$	$V_{CC}=4.75V, V_{IL}=0.8V, I_{OL}=8mA$	—	—	0.5	V	
		$V_{IH}=2V, I_{OL}=4mA$	—	—	0.4		
Input current	D	$I_{IH}$	$V_{CC}=5.25V, V_I=2.7V$	—	—	20	$\mu A$
				—	—	40	
				—	—	40	
				—	—	20	
	Clear	$I_{IL}$	$V_{CC}=5.25V; V_I=0.4V$	—	—	-0.4	mA
				—	—	-0.8	
				—	—	-0.8	
				—	—	-0.4	
Preset	$I_i$	$V_{CC}=5.25V, V_I=7V$	—	—	0.1	mA	
			—	—	0.2		
			—	—	0.2		
			—	—	0.1		
Short-circuit output current	$I_{OS}$	$V_{CC}=5.25V$	-20	—	-100	mA	
Supply current	$I_{CC}^{**}$	$V_{CC}=5.25V$	—	4	8	mA	
Input clamp voltage	$V_{IK}$	$V_{CC}=4.75V, I_{IN}=-18mA$	—	—	-1.5	V	

\*  $V_{CC}=5V, T_a=25^\circ C$

\*\* With all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.



# HD74LS74A


## SWITCHING CHARACTERISTICS ( $V_{CC}=5V$ , $T_a=25^\circ C$ )

Item	Symbol	Inputs	Outputs	Test Condition	min	typ	max	Unit
Maximum clock frequency	$f_{max}$			$C_L = 15pF$ , $R_L = 2k\Omega$	25	33	—	MHz
Propagation delay time	$t_{PLH}$	Clock, Clear or Preset	Q, $\bar{Q}$		—	13	25	ns
	$t_{PHL}$				—	25	40	ns

## TESTING METHOD


### 1) Test Circuit

1.1)  $f_{max}$ ,  $t_{PLH}$ ,  $t_{PHL}$  (Clock  $\rightarrow$  Q,  $\bar{Q}$ )




- Notes) 1. Test is put into the each flip-flop  
 2. All diodes are 1S2074  $\text{\textcircled{D}}$ .  
 3.  $C_L$  includes probe and jig capacitance.

### Waveform




Note) Clock input pulse;  $t_{TLH} \leq 15ns$ ,  
 $t_{THL} \leq 6ns$ ,  $PRR=1MHz$ , duty  
 cycle=30% and; for  $f_{max}$ ,  
 $t_{TLH}=t_{THL} \leq 2.5ns$ .

1.2)  $t_{PHL}$ ,  $t_{PLH}$  (Clear or Preset  $\rightarrow$  Q,  $\bar{Q}$ )



- Notes) 1. Test is put into the each flip-flop  
 2. All diodes are 1S2074  $\text{\textcircled{D}}$ .  
 3.  $C_L$  includes probe and jig capacitance.


### Waveform




Note) Clear and preset input pulse;  
 $t_{TLH} \leq 15ns$ ,  $t_{THL} \leq 6ns$ ,  
 $PRR=1MHz$

■ Plastic DIP


● 14 Pin




● 16 Pin





● 20 Pin




● 24 Pin





● 20 Pin



● 24 Pin

