PTE D

T-41-39

LM020L LM020LN (EL Backlit Version)

- 16 character x 1 line
- Controller LSI HD44780 is built-in (See page 115).
- +5V single power supply

MECHANICAL DATA (Nominal dimensions)

Module size	$80W \times 36H \times 12T$ (max.) mm
Effective display area	64.5W x 13.8H mm
Character size (5 x 7 dots) .	3.07W x 5.73H mm
Characrer pitch	3.77 mm
Dot size	0.55W x 0.75H mm
Weight	about 25 g

ABSOLUTE MAXIMUM RATINGS min.	max.
Power supply for logic (V _{DD} -V _{SS}) 0	7.0 V
Power supply for LCD drive (V _{DD} -V _O) 0	13.5 V
Input voltage (Vi) V _{SS}	$V_{DD} V$
Operating temperature (Ta)	50°C
Storage temperature (Tstg)20	70°C
EL Power Supply (when fitted)	

. AC 150 Vms Voltage (VEL) Frequency (fEL) (at 100 Vms)

ELECTRICAL CHARACTERISTICS

Power supply for LCD drive (Recommended) (Vpp-Vo)

ower supply for LCD drive (recommended)	٠,٠	יטט	• •	٠,
	D	uty =	1/	16
Range of $V_{DD} - V_0 \dots$		1.5~!	5.2	5 V
Ta = 0°C		4.6	V	typ.
Ta = 25°C		. 4.4	V	typ.
Ta = 50°C		4.2	V	typ.
ower Supply for EL (when fitted)				

Power Supply for EL (wh	1e	n	fit	te	d))
VEL (typ. at 400Mz)						

Power Supply for EL (when fitted)							
VEL (typ. at 400Mz)							100 Vms
fEL (max at VEL 100V, fEL 400Hz)		٠				٠	. 9.5mA

OPTICAL DATA See page 5.

INTERNAL PIN CONNECTION

Pin No.	Symbol	Level	F	unction
1	V _{SS}	_	0V	- COM
2	V _{DD}	_	+5V	Power supply
3	Vo		W 45 41	
4	RS	H/L	L: Instruc H: Data in	ction code input input
5	R/W	H/L		ead (LCD module →MPU) vrite (LCD module ←MPU)
6	E	H, H→L	Enable sig	nal
7	DB0	H/L		
8	DB1	H/L		
9	DB2	H/L		
10	DB3	H/L	Data bus I	ine III
11	DB4	H/L		1), (2)
12	DB5	H/L		
13	DB6	H/L		
14	DB7	H/L		

Luminescent output of EL (where fitted) at Ø = 25°C, Ø = 0°C - 6cd / m2 typ.

Notes:

In the HD44780, the data can be sent in either 4-bit 2-operation or 8-bit 1-operation so that it can interface to both 4 and 8 bit MPU's.


- (1) When interface data is 4 bits long, data is transferred using only 4 buses of DB₄~DB₇ and DB₀~DB₃ are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of DB, ~DB, when interface data is 8 bits long) is transferred first and then lower order 4 bits (contents of DB₀ ~DB₃ when interface data is 8 bits long).
- (2) When interface data is 8 bits long, data is transferred using 8 data buses of DB_o~DB₇.


DRIVING INFORMATION


To reduce component count, this module is configured as a 2 line of 8 character display but with these organised to visually appear as 1 line of 16 characters.

The consequences are :

- 1) on power up this must be configured as 2 line display
- character address not continuous 0 7 address is 00HEX 07HEX, 8 - 15 address is 40HEX - 47HEX







HITACHI 27

TIMING CHARACTERISTICS

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Enable cycle time	t _{cyc}	Fig. 5, Fig. 6	1.0	_	_	μs
Enable pulse width	PWEH	Fig. 5, Fig. 6	450	-	_	ns
Enable rise/fall time	t _{Er} , t _{Ef}	Fig. 5, Fig. 6	_	-	25	ns
RS, R/W set up time	t _{As}	Fig. 5, Fig. 6	140	_	_	ns
Data delay time	tDDR	Fig. 6	_	_	320	ns
Data set up time	t _{DSW}	Fig. 5	195	-	_	ns
Hold time	t _H	Fig. 5, Fig. 6	20	_	_	ns

