

TOSHIBA

9082248 0028388 907 工厂, 24小时

加急出货

TC51V16165BFT-70

PRELIMINARY

1,048,576 WORD X 16 BIT (EDO) DYNAMIC RAM

Description

The TC51V16165BFT is the Hyper Page Mode (EDO) dynamic RAM organized 1,048,576 words by 16 bits. The TC51V16165BFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC51V16165BFT to be packaged in a standard 50/44 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 3.3V±0.3V tolerance, direct interfacing capability with high performance logic families such as Schottky LVTTTL.

Features

- 1,048,576 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of 3.3V±0.3V with a built-in V_{BB} generator
- Low Power
 - 270mW MAX. Operating (TC51V16165BFT-70)
 - 1.8mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, Hyper Page Mode (EDO) Mode capability
- All inputs and outputs TTL compatible
- 4096 refresh cycles/64ms
- Package TC51V16165BFT: TSOP50-P-400

Note: For packaging details see Mechanical Dimensions section.

Key Parameters

ITEM		TC51V16165BFT
		-70
t _{RAC}	$\overline{\text{RAS}}$ Access Time	70ns
t _{AA}	Column Address Access Time	35ns
t _{CAC}	$\overline{\text{CAS}}$ Access Time	20ns
t _{RC}	Cycle Time	124ns
t _{HPC}	Hyper Page Mode Cycle Time	30ns

B-DRAM
Components
16M DRAM

1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

2. LIFE SUPPORT POLICY

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.


The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.



Pin Name


A0 ~ A11	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe/ Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe/ Lower Byte Control
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
I/O1 ~ I/O16	Data Input/Output
V _{CC}	Power (+3.3V)
V _{SS}	Ground
NC	No Connection

Pin Connection (Top View)



9097248 0028389 843

Block Diagram



B-DRAM Components 16M DRAM

Absolute Maximum Ratings

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V_{IN}	$-0.3 \sim V_{CC} + 0.3$	V	1
Output Voltage	V_{OUT}	$-0.3 \sim V_{CC} + 0.3$	V	1
Power Supply Voltage	V_{CC}	$-0.3 \sim 4.6$	V	1
Operating Temperature	T_{OPR}	$0 \sim 70$	°C	1
Storage Temperature	T_{STG}	$-55 \sim 150$	°C	1
Soldering Temperature (10s)	T_{SOLDER}	260	°C	1
Power Dissipation	P_D	600	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

■ 9097248 0028390 565 ■

Recommended DC Operating Conditions ($T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V_{CC}	Supply Voltage	3.0	3.3	3.6	V	2
V_{IH}	Input High Voltage	2.2	-	$V_{CC} + 0.3^*$	V	2
V_{IL}	Input Low Voltage	-0.3**	-	0.8	V	2

* $V_{CC} + 1.2\text{V}$ at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{CC}).

** -1.2V at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{SS}).

DC Electrical Characteristics ($V_{CC} = 3.3\text{V} \pm 0.3\text{V}$, $T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, UCAS, ULAS, Address Cycling: $t_{RC}=t_{RC}$ MIN.)	-	75	mA	3, 4, 5
I_{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=ULAS= V_{IH})	-	1	mA	
I_{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, UCAS=ULAS= V_{IH} ; $t_{RC}=t_{RC}$ MIN.)	-	75	mA	3, 5
I_{CC4}	HYPER PAGE MODE CURRENT Average Power Supply Current, Hyper Page Mode (RAS= V_{IL} , UCAS, ULAS, Address Cycling: $t_{HPC}=t_{HPC}$ MIN.)	-	75	mA	3, 4, 5
I_{CC5}	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=ULAS= $V_{CC}-0.2\text{V}$)	-	0.5	mA	
I_{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, UCAS, ULAS Cycling: $t_{RC}=t_{RC}$ MIN.)	-	75	mA	3, 5
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0\text{V} \leq V_{IN} \leq 0.5\text{V}$, All Other Pins Not Under Test= 0V)	-10	10	μA	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, ($0\text{V} \leq V_{OUT} \leq 5.5\text{V}$))	-10	10	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -2\text{mA}$)	2.4	-	V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 2\text{mA}$)	-	0.4	V	

9097248 0028391 4T1

Electrical Characteristics and Recommended AC Operating Conditions ($V_{CC} = 3.3V \pm 0.3V$, $T_a = 0 \sim 70^\circ C$)
(Notes 6,7,8)

SYMBOL	PARAMETER	TC51V16165BFT		UNIT	NOTES
		-70			
		MIN	MAX		
t_{RC}	Random Read or Write Cycle Time	124	-	ns	
t_{RMW}	Read-Modify-Write Cycle	157	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	ns	9, 14, 15
t_{CAC}	Access Time from \overline{CAS}	-	20	ns	9, 14
t_{AA}	Access Time from Column Address	-	35	ns	9, 15
t_{CPA}	Access Time from \overline{CAS} Precharge	-	40	ns	9
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	ns	
t_{OFF}	Output Buffer Turn-off Delay	0	15	ns	10, 16
t_T	Transition Time (Rise and Fall)	1	50	ns	
t_{RP}	\overline{RAS} Precharge Time	50	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Hyper Page Mode)	70	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	12	-	ns	
t_{RHCP}	\overline{RAS} Hold Time from \overline{CAS} Precharge (Hyper Page Mode)	40	-	ns	
t_{CSH}	\overline{CAS} Hold Time	50	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	12	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	14	50	ns	14
t_{RAD}	\overline{RAS} to Column Address Delay Time	12	35	ns	15
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	ns	
t_{ASC}	Column Address Set-Up Time	0	0	ns	
t_{CAH}	Column Address Hold Time	12	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	ns	11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	ns	11
t_{WCH}	Write Command Hold Time	12	-	ns	

B-DRAM Components
16M DRAM

■ 9097248 0028392 338 ■

Electrical Characteristics and Recommended AC Operating Conditions (Cont)

SYMBOL	PARAMETER	TC51V16165BFT		UNIT	NOTES
		-70			
		MIN	MAX		
t_{WP}	Write Command Pulse Width	12	-	ns	
t_{RWL}	Write Command to RAS Lead Time	12	-	ns	
t_{CWL}	Write Command to CAS Lead Time	12	-	ns	
t_{DS}	Data Set-Up Time	0	-	ns	12
t_{DH}	Data Hold Time	12	-	ns	12
t_{REF}	Refresh Period	-	64	ms	
t_{WCS}	Write Command Set-Up Time	0	-	ns	13
t_{CWD}	CAS to \overline{WE} Delay Time	39	-	ns	13
t_{RWD}	RAS to \overline{WE} Delay Time	89	-	ns	13
t_{AWD}	Column Address to \overline{WE} Delay Time	54	-	ns	13
t_{CPWD}	CAS Precharge to \overline{WE} Delay Time	59	-	ns	13
t_{CSR}	CAS Set-Up Time (CAS before RAS Cycle)	5	-	ns	
t_{CHR}	CAS Hold Time (CAS before RAS Cycle)	15	-	ns	
t_{RPC}	RAS to \overline{CAS} Precharge Time	5	-	ns	
t_{CPT}	CAS Precharge Time (CAS before RAS Counter Test Cycle)	20	-	ns	
t_{ROH}	RAS Hold Time referenced to \overline{OE}	10	-	ns	
t_{OEA}	\overline{OE} Access Time	-	20	ns	9
t_{OED}	\overline{OE} to Data Delay	15	-	ns	
t_{OLZ}	\overline{OE} to Output in Low-Z	0	-	ns	
t_{OEZ}	Output buffer turn off Delay Time from \overline{OE}	0	15	ns	10
t_{OEH}	\overline{OE} Command Hold Time	12	-	ns	
t_{ODS}	Output Disable Set-Up Time	0	-	ns	

Electrical Characteristics and Recommended AC Operating Conditions (Cont)

SYMBOL	PARAMETER	TC51V16165BFT		UNIT	NOTES
		-70			
		MIN	MAX		
t _{RNCD}	RAS to next CAS Delay Time (Hyper Page Mode)	70	-	ns	
t _{HPC}	Hyper Page Mode Cycle Time	30	-	ns	
t _{HPRWC}	Hyper Page Mode Read-Modify-Write Cycle Time	75	-	ns	
t _{COH}	Output Data Hold Time	5	-	ns	
t _{REZ}	Output Buffer Turn-off Delay from RAS	0	15	ns	10, 16
t _{WEZ}	Output Buffer Turn-off Delay from WE	0	15	ns	10
t _{WED}	WE to Data Delay	15	-	ns	
t _{OE}	OE Pulse Width	20	-	ns	
t _{OEP}	OE Precharge Time	12	-	ns	
t _{CPO}	CAS to OE Precharge Time	5	-	ns	

Capacitance (V_{CC} = 3.3V±0.3V, f = 1MHz, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{I1}	Input Capacitance (A0 ~ A11)	-	5	pF
C _{I2}	Input Capacitance (RAS, UCAS, LCAS, WE, OE)	-	7	
C _O	Input Capacitance (I/O1 ~ I/O16)	-	7	

Note: Please refer to Timing Diagrams Number 2.

B-DRAM
Components
16M DRAM

9097248 0028394 100

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Address can be changed one or less while $\overline{RAS}=V_{IL}$. In case of I_{CC4} , it can be changed once or less during a hyper page mode cycle (t_{HPC}).
6. An initial pause of 500 μ s is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
7. AC measurements assume $t_T=2$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. This parameter is measured with a load equivalent to 1 TTL load and 100pF at $V_{OH}=2.0$ V ($I_{OUT}=-2$ mA), $V_{OL}=0.8$ V ($I_{OUT}=2$ mA).
10. t_{OFF} (max.), t_{OEZ} (max.), t_{REZ} (max.), and t_{WEZ} (max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{UCAS} , \overline{LCAS} leading edge in early write cycles and to \overline{WE} leading edge in Read-Modify-Write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}$ (min.), $t_{CWD} \geq t_{CWD}$ (min.), $t_{AWD} \geq t_{AWD}$ (min.) and $t_{CPWD} \geq t_{CPWD}$ (min.) (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} can be met. t_{RCD} (max.) is specified as a reference point only; If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only; If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .
16. If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going (t_{OFF}). If \overline{CAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going (t_{REZ}).

9097248 0028395 047

Data Out Hi-Z Control Logic

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Timing Specification
"H"		"L"	"H"	t_{OFF}
	"H"	"L"	"H"	t_{REZ}
"L"	"L"		"H"	t_{OEZ}
"L"	"H"	"L"		t_{WEZ}

B. DRAM
Components
16M DRAM

Data Out Lo-Z Control Logic

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Timing Specification
"L"		"L"	"H"	t_{CLZ}
"L"	"L"		"H"	t_{OLZ}
"L"	"L"		"H"	t_{OLZ}

■ 9097248 0028396 T83 ■