

DATA SHEET

74ALS377

Octal D flip–flop with enable

Product specification
IC05 Data Handbook

1991 Feb 08

Octal D flip-flop with enable

74ALS377

FEATURES

- Ideal for addressable register applications
- Enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See 74ALS273 for master reset version
- See 74ALS373 for transparent latch version
- See 74ALS374 for 3-State version


DESCRIPTION

The 74ALS377 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable ($\bar{E}$) is Low.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output. The $\bar{E}$ input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS377	95MHz	15mA

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$	
20-pin plastic DIP	74ALS377N	SOT146-1
20-pin plastic SOL	74ALS377D	SOT163-1
20-pin plastic SSOP Type II	74ALS377DB	SOT339-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D7	Data inputs	1.0/2.0	20 μ A/0.2mA
CP	Clock pulse input (active rising edge)	1.0/1.0	20 μ A/0.1mA
$\bar{E}$	Latch enable input	1.0/1.0	20 μ A/0.1mA
Q0 – Q7	Data outputs	130/240	2.6mA/24mA

NOTE: One (1.0) ALS unit load is defined as: 20 μ A in the High state and 0.1mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Octal D flip-flop with enable

74ALS377

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS	OPERATING MODE
$\bar{E}$	CP	D _n	Q _n	
L	↑	h	H	Load "1"
L	↑	L	L	Load "0"
h	↑	X	NC	Hold (do nothing)
H	X	X	NC	

H = High-voltage level
h = High state must be present one setup time before the Low-to-High clock transition
L = Low-voltage level
L = Low state must be present one setup time before the Low-to-High clock transition
NC= No change
X = Don't care
↑ = Low-to-High clock transition

Octal D flip-flop with enable

74ALS377

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to V_{CC}	V
I_{OUT}	Current applied to output in Low output state	48	mA
T_{amb}	Operating free-air temperature range	0 to +70	°C
T_{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-2.6	mA
I_{OL}	Low-level output current			24	mA
T_{amb}	Operating free-air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹	LIMITS			UNIT
				MIN	TYP ²	MAX	
V_{OH}	High-level output voltage		$V_{CC} \pm 10\%$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OH} = -0.4\text{mA}$	$V_{CC} - 2$		V
				$I_{OH} = \text{MAX}$	2.4	3.2	V
V_{OL}	Low-level output voltage		$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OL} = 12\text{mA}$		0.25	V
				$I_{OL} = 24\text{mA}$		0.35	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}$, $I_I = I_{IK}$		-0.73	-1.5	V
I_I	Input current at maximum input voltage		$V_{CC} = \text{MAX}$, $V_I = 7.0\text{V}$			0.1	mA
I_{IH}	High-level input current		$V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$			20	μA
I_{IL}	Low-level input current	$\bar{E}$, CP	$V_{CC} = \text{MAX}$, $V_I = 0.4\text{V}$			-0.1	mA
		Dn				-0.2	mA
I_O	Output current ³		$V_{CC} = \text{MAX}$, $V_O = 2.25\text{V}$	-30		-112	mA
I_{CC}	Supply current (total)	I_{CCH}	$V_{CC} = \text{MAX}$		12	18	mA
		I_{CCL}			20	29	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = 25^\circ\text{C}$.
- The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

Octal D flip-flop with enable

74ALS377

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT
			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$		
			MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	65		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	Waveform 1	2.0 3.0	8.0 11.0	ns

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT
			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$		
			MIN	MAX	
$t_{su}(H)$ $t_{su}(L)$	Setup time, High or Low Dn to CP	Waveform 2	5.0 5.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low Dn to CP	Waveform 2	0.0 0.0		ns
$t_{su}(H)$ $t_{su}(L)$	Setup time, High or Low $\overline{E}$ to CP	Waveform 2	1.0 1.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $\overline{E}$ to CP	Waveform 2	3.0 3.0		ns
$t_w(H)$ $t_w(L)$	CP pulse width, High or Low	Waveform 1	6.0 8.0		ns

AC WAVEFORMS

For all waveforms, $V_M = 1.3V$.
The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Data and Enable Setup and Hold Times

Octal D flip-flop with enable

74ALS377

TEST CIRCUIT AND WAVEFORMS




Octal D flip-flop with enable

74ALS377

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT146-1			SC603			92-11-17 95-05-24

Octal D flip-flop with enable

74ALS377

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1




Octal D flip–flop with enable

74ALS377

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



Octal D flip–flop with enable

74ALS377

DEFINITIONS		
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088–3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1997
All rights reserved. Printed in U.S.A.

Let's make things better.