查询D27C010-120V10供应商

捷多邦,专业PCB打样工厂,24小时

加急出货

# 27C010 1M (128K x 8) CHMOS EPROM

■ JEDEC Approved EPROM Pinouts — 32-Pin DIP, 32-Pin PLCC

into

- Simple Upgrade from Lower Densities
- Complete Upgrade Capability to Higher Densities
- Versatile EPROM Features — CMOS and TTL Compatibility — Two Line Control

- Fast Programming
  - Quick-Pulse Programming<sup>TM</sup> Algorithm
  - Programming Time as Fast as 15 Seconds
- High-Performance — 120 ns, ±10% V<sub>CC</sub>
  - 30 mA Icc Active
- Surface Mount Packaging Available — Smallest 1 Mbit Footprint in SMT


Intel's 27C010 is a 5V only, 1,048,576-bit, Erasable Programmable Read Only Memory, organized as 129,536 words of 8 bits. It is pin compatible with lower density DIP EPROMs (JEDEC) and provides for simple upgrades to 8 Mbits in the future in both DIP and PLCC.

The 27C010 represents state-of-the-art 1 micron CHMOS manufacturing technology while providing unequaled performance. Its 120 ns speed (t<sub>ACC</sub>) offers no-wait-state operation with high performance CPUs in applications ranging from numerical control to office automation to telecommunications.

Intel offers two DIP profile options to meet your prototyping and production needs. The windowed ceramic DIP (CERDIP) package provides erasability and reprogrammability for prototyping and early production. Once the design is in full production, the plastic DIP (PDIP) one-time programmable part provides a lower cost alternative that is well adapted for auto insertion.

In addition to the JEDEC 32-pin DIP package, Intel also offers a 32-lead PLCC version of the 27C010. This one-time-programmable surface mount device is ideal where board space consumption is a major concern or where surface mount manufacturing technology is being implemented across an entire production line.

The 27C010 is equally at home in both a TTL or CMOS environment. It programs as fast as 15 seconds using Intel's industry leading Quick-Pulse Programming algorithm.



int<sub>e</sub>l.

### 27C010

**Pin Names** 

A0-A19	ADDRESSES
टह	CHIP ENABLE
ŌE	OUTPUT ENABLE
00-07	OUTPUTS
PGM	PROGRAM
NC	NO INTERNAL CONNECT

27C010

32 - V<sub>CC</sub> 31 - PGM 30 - NC

30 NC 29 A<sub>14</sub> 28 A<sub>13</sub> 27 A<sub>8</sub> 26 A<sub>9</sub> 25 A<sub>11</sub> 24 OE 23 A<sub>10</sub> 22 CE 21 OF 20 O

20 0<sub>6</sub> 19 0<sub>5</sub> 18 0<sub>4</sub>

17 0 3 290174-2

Vpp [] 1 A16 [] 2 A15 [] 3 A12 [] 4 A7 [] 5

A<sub>6</sub> C 6 A<sub>5</sub> C 7 A<sub>4</sub> C 8 A<sub>3</sub> C 9 A<sub>2</sub> C 10 A<sub>1</sub> C 11 A<sub>0</sub> C 12

00 C 13 01 C 14 02 C 15 GND C 16

8Mbit	4Mbit	2Mbit	512K	256K
A <sub>19</sub>	Vpp	VPP		
A16	A16	A <sub>16</sub>		
A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	A15	VPP
A12	A <sub>12</sub>	A <sub>12</sub>	A12	A12
A7	A7	A7	A7	A7
A <sub>6</sub>	As	A <sub>6</sub>	A6	A <sub>6</sub>
A <sub>5</sub>	A5 .	A5	A5	A5
A4	A4	A4	A4	A4
A <sub>3</sub>	A3	A3	A3	A <sub>3</sub>
A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A2	A <sub>2</sub>
A <sub>1</sub>	A1	A1	A1	A1
Ao	A0	Ao	Ao	Ao
00	00	O0	O0	O0
01	01	01	01	01
02	02	O2	O2	O2
GND	GND	GND	GND	GND

			1.1	
256K	512K	2Mbit	4Mbit	8Mbit
		Vcc	Vcc	Vcc
		PGM	A <sub>18</sub>	A <sub>18</sub>
Vcc	Vcc	A <sub>17</sub>	A <sub>17</sub>	A <sub>17</sub>
A14	A14	A <sub>14</sub>	A <sub>14</sub>	A14
A13	A <sub>13</sub>	A <sub>13</sub>	Ais	A <sub>13</sub>
Ae	As	A <sub>8</sub>	Ae	· Ae
Ag	Ag	Ag	Ag	A <sub>9</sub>
A11	A11	A11	A11	A <sub>11</sub>
ÕĒ	OE/V <sub>PP</sub>	ŌĒ	ŌE	OE/V <sub>PP</sub>
A <sub>10</sub>	A <sub>10</sub>	A10	A <sub>10</sub>	A <sub>10</sub>
ĈĒ	CE	CE	CE	CE
07	07	07	07	07
06	O <sub>6</sub>	O6	06	O <sub>6</sub>
O5	O <sub>5</sub>	O5	05	O5
04	04	Q4	04	O4
Ó3	O <sub>3</sub>	03	03	O <sub>3</sub>

Figure 2. DIP Pin Configuration




Figure 3. PLCC Lead Configuration

5

### EXTENDED TEMPERATURE (EXPRESS) EPROMs

The Intel EXPRESS EPROM family receives additional processing to enhance product characteristics. EXPRESS processing is available for several densities allowing the appropriate memory size to match system requirements. EXPRESS EPROMs are available with 168  $\pm$ 8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This processing meets or exceeds most industry burn-in specifications. The EXPRESS product family is available in both 0°C to +70°C and -40°C to +85°C operating temperature range versions. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This allows reduction or elimination of incoming testing.

#### OPTIONS

Pack	Packaging						
Speed	CERDIP						
150V10	Q, T, L						

# EXPRESS EPROM FAMILY

#### **PRODUCT DEFINITIONS**

Туре	<b>Operating Temperature</b>	Burn-in 125°C (hr)
Q	0°C to 70°C	168 ±8
Т	-40°C to 85°C	None
L	-40°C to 85°C	168 ± 8

#### **READ OPERATION DC CHARACTERISTICS**


Electrical parameters of EXPRESS EPROM products are identical to standard EPROM parameters except for:

Symbol	Parameter	TD27C010 <sup>(2)</sup> LD27C010		Test Condition
		Min	Max	
ICC <sup>(1)</sup>	V <sub>CC</sub> Operating Current (mA)		30	$\overline{OE} = \overline{CE} = V_{IL}, T_{Ambient} = -40^{\circ}C$
	V <sub>CC</sub> Operating Current at High Temperature (mA)		30	IDE = ICE = V <sub>IL</sub> V <sub>PP</sub> = V <sub>CC</sub> , T <sub>Ambient</sub> = 85°C

#### NOTES:

1. Maximum current is with outputs O<sub>0</sub> to O<sub>7</sub> unloaded.

2. D refers to the CERDIP package.



#### **Burn-In Bias and Timing Diagrams**

### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature0°C to 70°C(1)
Temperature Under Bias 10°C to 80°C
Storage Temperature65°C to 125°C
Voltage on Any Pin (except A <sub>9</sub> , V <sub>CC</sub> and V <sub>PP</sub> ) with Respect to GND $\dots - 0.6V$ to 6.5V(2, 8)
Voltage on A <sub>9</sub> with Respect to GND0.6V to 13.0V(2)
Vpp Program Voltage with Respect to GND
V <sub>CC</sub> Supply Voltage with Respect to GND0.6V to 7.0V <sup>(2)</sup>

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
լս	Input Load Current	7		0.01	1.0	μΑ	$V_{IN} = 0V \text{ to } 5.5V$
llo	Output Leakage Current				±10	μA	$V_{OUT} = 0V \text{ to } 5.5V$
I <sub>SB</sub>	V <sub>CC</sub> Standby Current				1.0	mA	CE = VIH
					100	μA	$\overline{CE} = V_{CC} \pm 0.2V$
lcc	V <sub>CC</sub> Operating Current	3			30	mA	<b>CE</b> = V <sub>IL</sub> f = 5 MHz, I <sub>OUT</sub> = 0 mA
IPP	VPP Operating Current	3			10	μA	Vpp = V <sub>CC</sub>
los	Output Short Circuit Current	4,6			100	mA	
VIL	input Low Voltage		-0.5		0.8	v	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	v	
VOL	Output Low Voltage				0.45	v	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage		2.4			v	l <sub>OH</sub> = -400 μA
V <sub>PP</sub>	VPP Operating Voltage	5	V <sub>CC</sub> - 0.7		Vcc	v	

# **READ OPERATION DC CHARACTERISTICS(1)** $V_{CC} = 5.0V \pm 10\%$

#### NOTES:

1. Operating temperature is for commercial product defined by this specification. Extended temperature options are available in EXPRESS versions.

2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5V which, during transitions, may overshoot to  $V_{CC}$  + 2.0V for periods <20 ns.

3. Maximum active power usage is the sum Ipp + ICC. Maximum current is with outputs O0 to O7 unloaded.

4. Output shorted for no more than one second. No more than one output shorted at a time.

- 5. Vpp may be connected directly to V<sub>CC</sub>, or may be one diode voltage drop below V<sub>CC</sub>. V<sub>CC</sub> must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
- 6. Sampled, not 100% tested.
- 7. Typical limits are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .
- 8. Absolute Maximum Ratings apply to NC pins.

# READ OPERATION AC CHARACTERISTICS(1) $V_{CC} = 5.0V \pm 10\%$

Versions <sup>(4)</sup>		V <sub>CC</sub> ± 10%	27C010	27C010-120V10 27C010-120V10 P27C010-150V10 N27C010-150V10		27C010-200V10 P27C010-200V10 N27C010-200V10		Units	
Symbol	Parameter	Note	s Min	Max	Min	Max	Min	Max	
tACC	Address to Output De	lay		120		150		200	ns
tCE	CE to Output Delay	2		120		150		200	ns
tOE	OE to Output Delay	2		55		60		70	ns
tDF	OE High to Output High	ghZ 3		30		50		60	ns
<sup>t</sup> ОН	Output Hold from Addresses, CE or OE Change-Whichever is First		0		0		0		ns

#### NOTES:

1. See AC Input/Output Reference Waveform for timing measurements. 2.  $\overline{OE}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{OE}$ . 3. Sampled, not 100% tested. 4. Model Number Prefixes: No Prefix = CERDIP, P = PDIP, N = PLCC.

	$T_A =$	25°C, f	= 1MHz
--	---------	---------	--------


Symbol	Parameter	Typ <sup>(2)</sup> Max		Unit	Conditions	
CIN	Input Capacitance	4	8	рF	$V_{IN} = 0V$	
COUT	Output Capacitance	<b>8</b>	12	pF	V <sub>OUT</sub> = 0V	
Сурр	Vpp Capacitance	18	25	pF	Vpp = 0V	

#### NOTES:


1. Sampled, not 100% tested.

2. Typical values are for TA=25°C and nominal supply voltages.


### AC INPUT/OUTPUT REFERENCE WAVEFORM







# AC WAVEFORMS



### **DEVICE OPERATION**

The Mode Selection table lists 27C010 operating modes. Read Mode requires a single 5V power supply. All inputs, except V<sub>CC</sub> and V<sub>PP</sub>, and A<sub>9</sub> during int<sub>e</sub>ligent Identifier Mode, are TTL or CMOS.

Mode		Notes	ĈĒ	ŌĒ	PGM	Ag	A <sub>0</sub>	Vpp	Vcc	Outputs
Read		1	VIL	VIL	x	X	х	Vcc	Vcc	DOUT
Output Disa	able		VIL	VIH	×	X	x	Vcc	Vcc	High Z
Standby			VIH	x	×	X	X	Vcc	Vcc	High Z
Program	۰.	2	° V <sub>IL</sub>	VIH	VIL	* • X •	x	Vpp	V <sub>CP</sub>	Din
Program Ve	ərify		VIL	VIL	ViH	X	x	VPP	V <sub>CP</sub>	DOUT
Program In	hibit		VIH	x	×	X	x	VPP	V <sub>CP</sub>	High Z
int <sub>e</sub> ligent Identifier	Manufacturer	2, 3	VIL	ViL	×	VID	VIL	Vcc	Vcc	89 H
	Device		VIL	VIL	<b>X</b> (	VID	VIH	Vcc	Vcc	35 H

**Table 1. Mode Selection** 

#### NOTES:

1. X can be VIL or VIH.

2. See DC Programming Characteristics for V<sub>CP</sub>, V<sub>PP</sub> and V<sub>ID</sub> voltages.

3.  $A_1 - A_8$ ,  $A_{10} - A_{16} = V_{1L}$ 

### **Read Mode**

The 27C010 has two control functions: both must be enabled to obtain data at the outputs.  $\overline{CE}$  is the power control and device select.  $\overline{OE}$  controls the output buffers to gate data to the outputs. With addresses stable, the address access time (t<sub>ACC</sub>) equals the delay from  $\overline{CE}$  to output (t<sub>CE</sub>). Outputs display valid data t<sub>OE</sub> after  $\overline{OE}$ 's falling edge, assuming t<sub>ACC</sub> and t<sub>CE</sub> times are met.

 $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

### **Two Line Output Control**

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, an address decoder should enable  $\overline{CE}$ , while  $\overline{OE}$  should be connected to all memory devices and the system's  $\overline{READ}$  control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

#### Standby Mode

Standby Mode substantially reduces V<sub>CC</sub> current. When  $\overline{CE} = V_{IH}$ , the outputs are in a high impedance state, independent of  $\overline{OE}$ .

### Program Mode

# Caution: Exceeding 14V on V<sub>PP</sub> will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

Program Mode is entered when V<sub>PP</sub> is raised to 12.75V. Data is introduced by applying an 8-bit word to the output pins. Pulsing PGM low while  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  programs that data into the device.

#### **Program Verify**

A verify should be performed following a program operation to determine that bits have been correctly programmed. With V<sub>CC</sub> at 6.25V, a substantial program margin is ensured. The verify is performed with  $\overline{CE}$  at  $\underline{V_{II}}$  and  $\overline{PGM}$  at  $V_{IH}$ . Valid data is available to E after  $\overline{OE}$  falls low.

#### **Program Inhibit**

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data.  $\overline{CE}$ -high inhibits programming of non-targeted devices. Except for  $\overline{CE}$ , parallel EPROMs may have common inputs.

#### inteligent identifier™ Mode

The inteligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with it's proper programming algorithm.

This mode is activated when a programmer forces 12V  $\pm 0.5V$  on A<sub>9</sub>. With  $\overrightarrow{CE}$ ,  $\overrightarrow{OE}$ , A<sub>1</sub>-A<sub>8</sub>, and A<sub>10</sub>-A<sub>16</sub> at V<sub>IL</sub>, A<sub>0</sub> = V<sub>IL</sub> will present the manufacturer code and A<sub>0</sub> = V<sub>IH</sub> the device code. This mode functions in the 25°C  $\pm$ 5°C ambient temperature range required during programming.

### **UPGRADE PATH**

Future upgrade to 2-Mbit, 4-Mbit, and 8-Mbit densities are easily accomplished due to the standardized pin configuration of the 27C010. When the 27C010 is in Read Mode, the PGM input becomes non-functional. The  $\overrightarrow{PGM}$  and NC pins may be V<sub>IL</sub> or V<sub>IH</sub>. This allows address lines A<sub>17</sub>-A<sub>18</sub> to be routed directly to these inputs in anticipation of future density upgrades. A jumper between V<sub>CC</sub> and A<sub>19</sub> allows further upgrade using the V<sub>PP</sub> pin. Systems designed for 1-Mbit program memories today can be upgraded to higher densities (2-Mbit, 4-Mbit, and 8-Mbit) in the future with no circuit board changes.

## SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its VCC and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

# ERASURE CHARACTERISTICS

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain fluorescent lamps have wavelengths in the 3000Å-4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm<sup>2</sup>. Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu$ W/cm<sup>2</sup> power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm<sup>2</sup> (1 week @ 12000  $\mu$ W/cm<sup>2</sup>).

intel.

27C010




Figure 4. Quick-Pulse Programming™ Algorithm

#### Quick-Pulse Programming™ Algorithm

The Quick-Pulse programming algorithm programs Intel's 27C010. Developed to substantially reduce programming throughput, this algorithm can program the 27C010 as fast as 15 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse programming algorithm employs a 100  $\mu$ s pulse followed by a byte verification to deter-

mine when the addressed byte has been successfully programmed. The algorithm terminates if 25 attempts fail to program a byte.

The entire program pulse/byte verify sequence is performed with V<sub>PP</sub> = 12.75V and V<sub>CC</sub> = 6.25V. When programming is complete, all bytes are compared to the original data with V<sub>CC</sub> = V<sub>PP</sub> = 5.0V.

27C010

# DC PROGRAMMING CHARACTERISTICS T<sub>A</sub> = 25°C ±5°C

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
l <sub>LI</sub>	Input Load Current				1	μA	
ICP	V <sub>CC</sub> Program Current	· 1			40	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
IPP	VPP Program Current	1			50	mA	CE = PGM = VIL
VIL	Input Low Voltage		-0.1	1	0.8	v	
VIH	Input High Voltage		2.4		6.5	v	
VOL	Output Low Voltage (Verify)				0.45	V	$i_{OL} = 2.1  mA$
V <sub>OH</sub>	Output High Voltage (Verify)		3.5			v	$I_{OH} = -2.5 \text{ mA}$
V <sub>ID</sub>	Ag inteligent Identifier Voltage		11.5	12.0	12.5	V	
VPP	VPP Program Voltage	2, 3	12.5	12.75	13.0	V	
V <sub>CP</sub>	V <sub>CC</sub> Supply Voltage (Program)	2	6.0	6.25	6.5	V	

# AC PROGRAMMING CHARACTERISTICS(4) T<sub>A</sub> = 25°C ±5°C

Symbol	Parameter	Notes	Min	Тур	Max	Unit
tvcs	V <sub>CP</sub> Setup Time	2	2			μs
tvps	V <sub>PP</sub> Setup Time	2	2			μs
tCES	CE Setup Time		2			μs
t <sub>AS</sub>	Address Setup Time		2			μs
t <sub>DS</sub>	Data Setup Time		2			μs
t <sub>PW</sub>	PGM Program Pulse Width		. 95	100	105	μs
t <sub>DH</sub>	Data Hold Time		2			μs
tOES	OE Setup Time		2 .			μs
tOE	Data Valid from OE	5			150	ns
t <sub>DFP</sub>	OE High to Output High Z	5, 6	0		130	ns
t <sub>AH</sub>	Address Hold Time		0			μS

# NOTES:

1. Maximum current is with outputs O0-O7 unloaded.

2. V<sub>CP</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 3. When programming, a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub> and GND to suppress spurious voltage transients which can damage the device.


4. See AC Input/Output Reference Waveform for timing measurements.

top and topp are device characteristics but must be accommodated by the programmer.
Sampled, not 100% tested.

# int<sub>e</sub>l.

1.

**PROGRAMMING WAVEFORMS** 



# **REVISION HISTORY**

Number	Description			
04	Revised general datasheet structure, text to improve clarity. Added PDIP package Combined TTL/NMOS and CMOS Read Operation DC Characteristics tables. Deleted 4 Meg and 8 Meg PLCC pinout references.			