

T-45-19-05

# SP8685A&B

500MHz ÷ 10/11

The SP8685 is an ECL variable modulus divider, with ECL 10K compatible outputs. It divides by 10 when either of the ECL control inputs, PE1 or PE2, is in the high state and by 11 when both are low (or open circuit).

#### **FEATURES**

- Divides by 10 and 11
- AC Coupled Input (Internal Bias)
- ECL Compatible Output

#### QUICK REFERENCE DATA

- Supply Voltage: -5.2V
- Power Consumption: 300mW
- Temperature Range:
  - -55°C to +125°C (A Grade)
  - -30°C to +70°C (B Grade)

## 

Fig.1 Pin connections - top view

#### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage	-8V
Output current	20mA
Storage temperature range	-55°C to +150°C
Max. junction temperature	+175°C
Max. clock I/P voltage	2.5V p-p




Fig.2 Functional diagram



# T-45-19-05

#### **ELECTRICAL CHARACTERISTICS**

Supply Voltage:  $V_{CC}$  = 0V  $V_{EE}$  = -5.2V ± 0.25V Temperature: A Grade  $T_{amb}$  = -55°C to +125°C B Grade  $T_{amb}$  = -30°C to +70°C

Characteristic	Cumbal	Value		Units	s Conditions	Notes
	Symbol	Characteristic Symbol Min. Max.	Ullits			
Maximum frequency (sinewave input)	fmax	500		MHz	Input = 400-800mV p-p	
Minimum frequency (sinewave input)	fmin		50	MHz	Input = 400-800mV p-p	Note 6
Power supply current	lee		70	mΑ	VEE = -5.2V	Note 6
Output high voltage	Vон	-0.87	-0.7	V	VEE = -5.2V (25°C)	
Output low voltage	Vol	-1.8	-1.5	V	VEE = -5.2V (25°C)	
PE input high voltage	VINH	-0.93		V	VEE = -5.2V (25°C)	
PE input low voltage	VINL	1	-1.62	V	VEE = -5.2V (25°C)	
Clock to output delay	t₀	1	6	ns		Note 7
Set-up time	ts	2		ns		Note 7
Release time	tr	2		ns		Note 7

#### NOTES

- Unless otherwise stated, the electrical characteristics shown above are guaranteed over specified supply, frequency and temperature range. The temperature coefficient of VoH = +1.63mV/°C, VoL = +0.94mV/°C and of ViN = +1.22mV/°C but these are not tested. The test configuration for dynamic testing is shown in Fig.6.

  The set up time ts is defined as minimum time that can elapse between L → H transition of control input and the next L → H clock pulse transition to ensure that +10 is obtained.
- The release time t₁/is defined as the minimum time that can elapse between H → L transition of the control input and the next L → H clock pulse transition to ensure that the +11 mode is obtained.

  Tested at 25°C only.
- Guaranteed but not tested.




Fig.3 Typical input characteristic SP8685A




Fig.4 Timing diagram

### T-45-19-05

#### **OPERATING NOTES**

- 1. The clock input is biased internally and is coupled to the signal source with a suitable capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth.
- 2. If no signal is present the device will self-oscillate. If this is undesirable it may be prevented by connecting a 15k resistor from clock input (Pin 12) to VEE. This will reduce the input sensitivity by approximately 100mV.
- 3. The circuit will operate down to DC but slew rate must be better than 100V/µs.
- The outputs are compatible with ECL II but can be interfaced to ECL 10K as shown in Fig.7.
- 5. The PE inputs are ECL III/10K compatible and include a 4.3k internal pulldown resistor. Unused inputs can therefore be left open.

# TRUTH TABLE FOR CONTROL INPUTS

PE1	PE2	Division Ratio
L	L	11
н	L	10
L	н	10
н	Н	10

6. Input impedance is a function of frequency. See Fig. 5. 7. All components should be suitable for the frequency in




Fig.5 Typical input impedance. Test conditions: supply voltage –5.2V, ambient temperature 25°C, frequencies in MHz, impedances normalised to 50 ohms.




Fig.6 Test circuit

# 12E D 🔳 7220513 0009783 4 🖿

### SP8685A & B




Fig.7 Typical application showing interfacing