Asynchronous Silicon Gate CMOS LSI



LC361000AMLL, ATLL, ARLL-70X/10X

1 MEG (131072 words × 8 bits) SRAM

Preliminary

Overview

The LC361000AMLL, ATLL, and ARLL are 131072 words × 8 bits asynchronous silicon gate CMOS static RAMs. These SRAMs have two chip enable pins (CE1 and CE2) for controlling the device selected/unselected state and one output enable pin (OE) for output control and feature high speed, low power, and wide temperature range. This makes these SRAMs optimal for systems that require high speed, low power, and battery backup, and they furthermore allow easy expansion of memory capacity.

Features

· Access time

70 ns (max.): LC361000AMLL, ATLL, ARLL-70X 100 ns (max.): LC361000AMLL, ATLL, ARLL-10X

Low current drain

During standby

2.0 $\mu A \text{ (max.)/Ta} = 25^{\circ} \text{C}$

4.0 μ A (max.)/Ta = -20 to +40°C

20.0 μ A (max.)/Ta = -20 to +70°C

 $40.0 \mu A (max.)/Ta = -20 to +85 ^{\circ}C$

During data retention

1.2 $\mu A \text{ (max.)/Ta} = 25 \,^{\circ}\text{C}$

2.4 μ A (max.)/Ta = -20 to +40 °C

12.0 μ A (max.)/Ta = -20 to +70°C

24.0 μ A (max.)/Ta = -20 to +85°C

During operation (DC)

- 15 mA (max.)
- Single 5 V power supply: 5 V ±10%
- Wide range of operating temperature: -20 to 85°C
- Data retention supply voltage: 2.0 to 5.5 V
- No clock required (Fully static memory)
- All input/output levels are TTL compatible
- · Common input/output pins, with three output states
- Package

SOP 32-pin (525 mil) plastic package:

LC361000AMLL


TSOP 32-pin (8 mm × 20 mm) plastic package, normal: LC361000ATLL

TSOP 32-pin (8 mm × 20 mm) plastic package, reversed: LC361000ARLL

Package Dimensions


unit: mm

3205-SOP32




unit: mm


3224-TSOP32







Pin Assignments







Block Diagram



A05773

Pin Functions

A0 to A16	Address inputs	
WE	Read/write control input	
ŌĒ	Output enable input	
CE1, CE2	Chip enable input	
I/O1 to I/O8	Data input/output	
V _{CC} , GND	Power supply pins	

Function Logic

Mode	CE1	CE2	ŌĒ	WE	1/0	Supply current
Read cycle	L	Н	L	Н	Data output	ICCA
Write cycle	L	Н	Х	L	Data input	ICCA
Output disable	L	Н	Н	Н	High impedance	ICCA
Nonselect	Н	х	Х	×	High impedance	Iccs
	х	L	х	х	High impedance	Iccs

X: H or L

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Ratings	Unit	
Maximum supply voltage	V _{CC} max	7.0	v	
Input pin voltage	V _{IN}	-0.5* to V _{CC} +0.5	v	
I/O pin voltage	V _{I/O}	-0.5* to V _{CC} +0.5	V	
Allowable power dissipation	Pd max	0.7	w	
Operating temperature	Topr	-20 to +85	°C	
Storage temperature	Tstg	-55 to +150	°C	

Note: * -3.0 V when pulse width is less than 50 ns.

DC Recommended Operating Ranges at $Ta = -20 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	min	typ	max	Unit
Power supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high level voltage	V _{iH}	2.2		V _{CC} +0.3	V
Input low level voltage	V _{IL}	-0.3*		+0.8	٧

Note: * -3.0 V when pulse width is less than 50 ns.

Stresses greater than the above listed maximum values may result in damage to the device.

LC361000AMLL, ATLL, ARLL-70X/10X

DC Electrical Characteristics at $Ta = -20 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Conditions		min	typ*	max	Unit
Operating supply current (DC)	I _{CCA1}	$V_{CE1} \le 0.2 \text{ V}, V_{CE2} \ge V_{CC} - 0.2 \text{ V}, V_{IN} = V_{IN} \ge V_{CC} - 0.2 \text{ V}, I_{I/O} = 0 \text{ mA}$			10	mA	
	I _{CCA2}	$V_{\overline{CE1}} = V_{IL}, V_{CE2} = V_{IH}, V_{IN} = V_{IH} \text{ or } V_{IN}$	L, I _{I/O} = 0 mA		7	15	mA
Average operating supply current	I _{CCA3}	$V_{\overline{CE1}} = V_{IL}, V_{CE2} = V_{IH},$	70 ns		40	80	mA
	-CCA3	I _{I/O} = 0 mA, min cycle	.100 ns		35	60] ""`
	laaa.	$\{V_{CE2} \le 0.2 \text{ V}\} \text{ or } \{V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}, \\ (V_{CE2} \ge V_{CC} - 0.2 \text{ V or } V_{CE2} \le 0.2 \text{ V})\}$	-20 to +85°C			40	μА
			-20 to +70°C			20	
Standby supply current			-20 to +40°C			4	
			25°C		0.7	2	
	I _{CCS2}	V _{CE2} = V _{IL} or V _{CE1} = V _{IH}			0.6	3	mA
Input leakage current	I _{L1}	V _{IN} = 0 to V _{CC}		-1		+1	μA
I/O leakage current	I _{LO}	$V_{\overline{CE1}} = V_{IH}$ or $V_{CE2} = V_{IL}$, or $V_{\overline{OE}} = V_{IH}$ or $V_{\overline{WE}} = V_{IL}$, $I_{I/O} = 0$ to V_{CC}		-1		+1	μA
Output high evel voltage	V _{OH}	I _{OH} = -1.0 mA		2.4			V
Output low level voltage	V _{OL}	I _{OL} = 2.1 mA				0.4	V

Note: * Reference value at $V_{CC} = 5 \text{ V}$, $Ta = 25^{\circ}\text{C}$.

Input/Output Capacitances at Ta = 25°C, f = 1 MHz

Parameter	Symbol	Conditions	min	typ	max	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V			7	рF
Input/output capacitance	C _{I/O}	V _{I/O} = 0 V			8	pF

Note: These parameters were obtained through sampling, and not full-lot measurement.

AC Electrical Characteristics at Ta = –20 to +85°C, V_{CC} = 5 V ±10% AC Test Conditions

Parameter	Conditions
Input pulse voltage level	0.6 V, 2.4 V
Input rise and fall time	5 ns
Input and output timing level	1.5 V
Output load	1 TTL gate + C _L = 100 pF (70 ns/100 ns) (including scope and jig capacitances)

LC361000AMLL, ATLL, ARLL-70X/10X

Read Cycle


Parameter		LC361000AMLL, ATLL, ARLL					
	Symbol	-7	'OX	-1	Unit		
		min	max	min	max	7	
Read cycle time	t _{RC}	70		100		ns	
Address access time	t _{AA}		70		100	ns	
CE1 access time	t _{CA1}		70		100	ns	
CE2 access time	t _{CA2}		70		100	ns	
OE access time	t _{OA}		40		50	ns	
Output hold time	t _{OH}	10		10		ns	
CE1 output enable time	t _{COE1}	10		10		ns	
CE2 output enable time	t _{COE2}	10		10		ns	
OE output enable time	tooe	5		5		ns	
CE1 output disable time	t _{COD1}		25		35	ns	
CE2 output disable time	t _{COD2}		25		35	ns	
OE output disable time	toop		25		35	ns	

Write Cycle

		LC361000AMLL, ATLL, ARLL					
Parameter	Symbol	-7	70X	-1	Unit		
		min	max	min	max		
Write cycle time	twc	70		100		ns	
Address valid to end of write	t _{AW}	60		70		ns	
Address setup time	t _{AS}	0		0		ns	
Write pulse width	t _{WP}	50		70		ns	
CE1 setup time	t _{CW1}	60		70	†	ns	
CE2 setup time	t _{CW2}	60		70		ns	
Write recovery time	t _{WB}	5		5		ns	
CE1 write recovery time	t _{WR1}	0		0		ns	
CE2 write recovery time	t _{WR2}	. 0		0		ns	
Data setup time	t _{DS}	30		40		ns	
Data hold time	t _{DH}	0		0		ns	
CET data hold time	t _{DH1}	0		0	 	ns	
CE2 data hold time	t _{DH2}	0		0	1	ns	
WE output enable time	twoE	10		10		ns	
WE output disable time	twop		25		30	ns	


Timing Chart

Read Cycle (1): $\overline{CE1} = \overline{OE} = V_{IL}, CE2 = V_{IH}, \overline{WE} = V_{IH}$




7997076 0017235 370


Read Cycle (2): $\overline{\text{WE}} = V_{\text{IH}}$




Write Cycle (1): WE control (Note 6)



Write Cycle (2): CE1 control (Note 6)



Write Cycle (3): CE2 control (Note 6)



Note: 1. t_{COD1}, t_{COD2}, t_{OOD}, and t_{WOD} are stipulated as the times until the outputs reach the high-impedance state, and are not determined by the output

- Reverse phase signals must not be applied externally when the data outputs are in the output state.
 twP is defined as the period when CE1 and WE are low and CE2 is high, from the falling edge of WE until either a rising edge of CE1 or WE or a falling edge of CE2, whichever of these happens first.
- 4. twc1 and twc2 are defined as the periods when CE1 and WE are low and CE2 is high, from either a falling edge of CE1 or a rising edge of CE2, until a rising edge of CE1 or WE, or a falling edge of CE2, whichever happens first.
- 5. The data outputs will be in the high-impedance state if either OE is high, CE1 is high, CE2 is low, or WE is low.
- 6. If OE goes high during a write cycle, the data outputs will go to the high-impedance state.


AD5777

Data Retention Characteristics at $Ta = -20 \text{ to } +85^{\circ}\text{C}$


Parameter	Symbol	Conditions	Conditions			max	Unit
Data retention supply voltage	V _{DR1}	$V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}, V_{CE2} \ge V_{CC} - 0.2 \text{ V},$ or $V_{CE2} \le 0.2 \text{ V}$		2.0		5.5	V
	V _{DR2}	V _{CE2} ≤ 0.2 V		2.0		5.5	V
loc		V _{CC} = 3.0 V,	-20 to +85°C			24	
	I _{CCDR1}	$V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V},$	-20 to +70°C			12	Au L
	CODAT	$V_{CE2} \ge V_{CC} - 0.2 \text{ V, or } V_{CE2} \le 0.2 \text{ V}$	-20 to +40°C			2.4]
Data retention supply current			25°C		0.4	1.2	
			-20 to +85°C			24	
•	I _{CCDR2}	V _{CC} = 3.0 V, V _{CE2} ≤ 0.2 V	-20 to +70°C			12	μΑ
CODH	-CCDH2		-20 to +40°C			2.4	
		1	25°C		0.4	1.2	1
Chip enable setup time	t _{CDR}			0			ns
Chip enable hold time	t _R			5			ms

Note: * Reference value at Ta = 25°C.

Data Retention Waveforms (1): (CE1 control)



Data Retention Waveforms (2): (CE2 control)



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1996. Specifications and information herein are subject to change without notice.

A05779