

KS0063

CMOS DIGITAL INTEGRATED CIRCUIT

80-CHANNEL SEGMENT DRIVER FOR DOT MATRIX LCD

The KS0063 is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 40×2 bit bidirectional shift register, 40×2 bit data latch and 40×2 bit LCD driver (refer to Fig 1) This LSI can be used segment driver.

FUNCTION

- Dot matrix LCD driver with 80 channel output.
- Input/Output signal
 - output: 40×2 channel waveform for LCD driving
 - Input : - Serial display data and control pulse from the controller LSI.
 - Bias voltage (V_1 - V_4)


FEATURES

- Display driving bias; static-1/5
- Power supply voltage; $+5V \pm 10\%$
- Supply voltage for display: $0 \sim -5V(V_{EE})$
- interface

driver (cascade connection)	controller
KS0065, Other KS0063	KS0066

- CMOS Process
- 100QFP and bare chip available

100 QFP



2

BLOCK DIAGRAM




Fig. 1. KS0063 functional block diagram

KS0063

CMOS DIGITAL INTEGRATED CIRCUIT

PIN CONFIGURATION




Fig. 2. 100 QFP Top View

PIN DESCRIPTION

PIN (NO.)	INPUT OUTPUT	NAME		DESCRIPTION	INTERFACE								
V _{DD} (42)		Power Supply		For logical circuit (+5V±10%)	Power Supply								
GND(36)				0V (GND)									
V _{EE} (31)				For LCD driver circuit (−5V)									
V1, V2 (32,33)	Input	LCD drive		Bias voltage level for LCD drive (Select level)	Power								
V3, V4 (34,35)	Input			Bias voltage level for LCD drive (Nonselect level)									
S1-S40	Output	Part 1	LCD driver	LCD driver output	LCD								
SHL1(38)	Input		Data Interface	Selection of the shift direction of shift register		V _{DD} or V _{SS}							
			<table><tr><th>SHL1</th><th>DL1</th><th>DR1</th></tr><tr><td>V_{DD}</td><td>OUT</td><td>IN</td></tr><tr><td>V_{SS}</td><td>IN</td><td>OUT</td></tr></table>	SHL1	DL1		DR1	V _{DD}	OUT	IN	V _{SS}	IN	OUT
SHL1	DL1	DR1											
V _{DD}	OUT	IN											
V _{SS}	IN	OUT											
DL1, DR1 (44,45)	Input Output		Data Input/output of shift register (part 1)		Controller or KS0063								
S41-S80	Output	Part 2	LCD driver	LCD driver output	LCD								
SHL2 (39)	Input		Data Interface	Selection of the shift direction of shift register		V _{DD} or V _{SS}							
			<table><tr><th>SHL2</th><th>DL2</th><th>DR2</th></tr><tr><td>V_{DD}</td><td>OUT</td><td>IN</td></tr><tr><td>V_{SS}</td><td>IN</td><td>OUT</td></tr></table>	SHL2	DL2		DR2	V _{DD}	OUT	IN	V _{SS}	IN	OUT
SHL2	DL2	DR2											
V _{DD}	OUT	IN											
V _{SS}	IN	OUT											
DL2, DR2 (46,47)	Input Output		Data input/output of shift register (part 2)		Controller or KS0063								
M(48)	Input	Alternated signal for LCD driver output			Controller								
CL1, CL2 (37,43)	Input	Data shift/ latch clock		CL1: Data latch clock CL2: Data shift clock									
NC (40,41,49,50)				No connection	NC								

MAXIMUM ABSOLUTE LIMIT ($T_a=25^{\circ}\text{C}$)

Characteristic	Symbol	Value	Unit
Power supply Voltage	V_{DD}	$-0.3\sim+7.0$	V
Driver Supply Voltage	V_{LCD}	$V_{DD}-13.5\sim V_{DD}+0.3$	V
Input Voltage 1	V_{IN1}	$-0.3\sim V_{DD}+0.3$	V
Input Voltage 2 ($V_1\sim V_4$)	V_{IN2}	$V_{DD}+0.3\sim V_{EE}-0.3$	V
Operating Temperature	T_{opr}	$-20\sim+75$	$^{\circ}\text{C}$
Storage temperature	T_{stg}	$-55\sim+125$	$^{\circ}\text{C}$

*Voltage greater than above may damage to the circuit

* V_{EE} : connect a protection resistor ($220\Omega \pm 5\%$)**ELECTRICAL CHARACTERISTICS****DC CHARACTERISTICS** ($V_{DD}=+5V\pm 10\%$, $V_{EE}=-5\pm 10\%$, $V_{SS}=0V$, $T_a=25^{\circ}\text{C}$)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Supply current	I_{DD}	$f_{CL2}=400\text{kHz}$	—	1	mA	
	I_{EE}	$f_{CL1}=1\text{KHz}$	—	10	μA	
Input Voltage	V_{IH}	—	$0.7V_{DD}$	V_{DD}	V	CL1, CL2, DL1, DL2, DR1, DR2, SHL1, SHL2, M,
	V_{IL}		0	$0.3V_{DD}$		
Input leakage current	I_{IL}	$V_{IN}=0\sim V_{DD}$	-5	5	μA	
Output Voltage	V_{OH}	$I_{OH}=-0.4\text{mA}$	$V_{DD}-0.4$	—	V	DL1, DL2, DR1, DR2 $V(V_1\sim V_4)\sim S(S_1\sim S_{80})$
	V_{OL}	$I_{OL}=+0.4\text{mA}$	—	0.4		
Voltage descending	V_{d1}	$I_{ON}=0.1\text{mA}$ for one of $S_1\sim S_{80}$	—	1.1		
	V_{d2}	$I_{ON}=0.05\text{mA}$ for each $S_1\sim S_{80}$	—	1.5		
Leakage current	I_{V1}	$V_{IN}=V_{DD}\sim V_{EE}$ (Output $S_1\sim S_{80}$: floating)	-10	10	μA	$V_1\sim V_4$

AC CHARACTERISTICS ($V_{DD}=5V\pm 10\%$, $V_{EE}=-5V\pm 10\%$, $V_{SS}=0V$, $T_a=25^{\circ}\text{C}$)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data shift frequency	f_{CL}	—	—	400	KHz	CL2
Clock High level width	t_{CWH}	—	800	—	ns	CL1, CL2
Clock low level width	t_{CWL}	—	800	—		CL2
Clock set-up time	t_{SL}	from CL2 to CL1	500	—		CL1, CL2
	t_{LS}	from CL1 to CL2	500	—		
Clock rise/fall time	t_{CT}	—	—	200		
Data Set-up time	t_{SU}	—	300	—		DL1, DL2, DR1, DR2
Data hold time	t_{DH}	—	300	—		
Data delay time	t_{PD}	$CL=15\text{PF}$	—	500		DL1, DL2, DR1, DR2

TIMING CHARACTERISTICS






Fig. 3. AC characteristics

LCD OUTPUT WAVEFORMS




APPLICATION CIRCUIT




PACKAGE DIMENSIONS

Dimensions in Millimeters

60-QFP-1414A




64-QFP-1420D




PACKAGE DIMENSIONS

Dimensions in Millimeters

80-QFP-1420A




100-QFP-1420A




PACKAGE DIMENSIONS

Dimensions in Millimeters

128-QFP-1420




98-TAB-35mm



PACKAGE DIMENSIONS

Dimensions in Millimeters



PACKAGE DIMENSIONS

Dimensions in Millimeters

