查询MSM83C154S供应商

捷多邦,专业PCB打样工厂,24小时加

急出货

MSM80C154S MSM83C154S MSM85C154HVS

USER'S MANUAL





© Copyright 1988, OKI ELECTRIC INDUSTRY COMPANY, LTD.

OKI makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

OKI retains the right to make changes to these specifications at any time, without notice.

CONTENTS

| ١. | | DUCTION | |
|----|----------|---|----|
| | 1.1 MS | M80C154S/MSM83C154S/MSM85C154HVS Outline | 3 |
| | | M80C154S/MSM83C154S Features | |
| | | ditional Features in MSM80C154S/MSM83C154S/MSM85C154HVS | |
| 2. | SYSTE | M CONFIGURATION | |
| | | M80C154S/MSM83C154S/MSM85C154HVS Logic Symbols | 11 |
| | | M80C154S/MSM83C154S Pin Layout | |
| | 2.2.1 | MSM80C154S/MSM83C154S external dimensions | 15 |
| | 2.2.2 | MSM85C154HVS pin layout and external dimensions | |
| | 2.3 MS | M80C154S Block Diagram | |
| | | M83C154S Block Diagram | |
| | | M85C154HVS Block Diagram | |
| | | ing and Control | |
| | 2.6.1 | Outline of MSM80C154S/MSM83C154S timing | |
| | 2.6.2 | Major synchronizing signals | |
| | | (1) ALE | |
| | | (2) <u>PSEN</u> | |
| | | (3) WR | 23 |
| | | (4) RD | |
| | 2.6.3 | MSM80C154S fundamental operation time charts | 24 |
| | | (1) External program memory read cycle timing chart | |
| | | (2) MOVX A, @Rr | |
| | | (3) MOVX @Rr, A | 25 |
| | | (4) MOVX A, @DPTR | 25 |
| | | (5) MOVX @DPTR, A | 26 |
| | | (6) MOV direct, PORT[0, 1, 2, 3] execution | 26 |
| | 2.6.4 | MSM83C154S fundamental operation time charts | 27 |
| | | (1) MOVX A, @Rr | 27 |
| | | (2) MOVX @Rr, A | 27 |
| | | (3) MOVX A, @DPTR | 28 |
| | | (4) MOVX @DPTR, A | 28 |
| | | (5) MOV direct, PORT[0, 1, 2, 3] execution | 29 |
| | 2.7 Inst | ruction Register (IR) and Instruction Decoder (PLA) | 30 |
| | 2.8 Arit | hmetic Operation Section | 31 |
| | | (1) Outline | 31 |
| | | (2) Arithmetic operation instruction decoder | |
| | | (3) Arithmetic and logic unit (ALU) | 31 |
| | | gram Counter | 32 |
| | 2.10 Pro | gram Memory and External Data Memory | 33 |
| | 2.10.1 | MSM80C154S/MSM83C154S program area and | |
| | | external ROM connections | 33 |
| | 2.10.2 | Procedures and circuit connections used when external | |
| | | data memory (RAM) is accessed by data pointer (DPTR) | 35 |
| | 2.10.3 | Procedures and circuit connections used when external | |
| | | data memory (RAM) is accessed by registers R0 and R1 | 38 |

| 3. | CONTROL | | | | |
|----|--|----|--|--|--|
| | 3.1 Oscillators [XTAL1 .2] | 43 | | | |
| | 3.2 CPU Resetting | 45 | | | |
| | 3.2.1 Outline | 45 | | | |
| | 3.2.2 Reset Schmitt trigger circuit | 50 | | | |
| | 3.2.3 CPU internal status by reset | 51 | | | |
| | 3.3 EA(CPU Memory Separate) | 52 | | | |
| | 3.3.1 Outline | | | | |
| | (1) Internal ROM mode | 52 | | | |
| | (2) External ROM mode | 52 | | | |
| 4. | INTERNAL SPECIFICATIONS | | | | |
| | 4.1 Internal Data Memory (RAM) and Special Function Registers | 55 | | | |
| | 4.1.1 Outline | | | | |
| | 4.2 Internal Data Memory (RAM) | | | | |
| | 4.2.1 Internal data memory (RAM) | | | | |
| | 4.2.2 Internal data memory registers R0 thru R7 | | | | |
| | 4.2.3 Stack | | | | |
| | 4.3 Internal Data Memory (RAM) Operating Procedures | | | | |
| | 4.3.1 Internal data memory indirect addressing | | | | |
| | 4.3.2 Internal data memory register R0 thru R7 designation | | | | |
| | 4.3.3 Internal data memory 1-bit data designation | | | | |
| | 4.4 Special Function Registers(TCON, SCON,ACC, B) | | | | |
| | 4.4.1 Outline | | | | |
| | 4.4.2 Special function registers | | | | |
| | 4.4.2.1 Timer mode register (TMOD) | | | | |
| | 4.4.2.2 Power control register (PCON) | | | | |
| | 4.4.2.3 Timer control register (TCON) | 69 | | | |
| | 4.4.2.4 Serial port control register (SCON) | 70 | | | |
| | 4.4.2.5 Interrupt enable register (IE) | 71 | | | |
| | 4.4.2.6 Interrupt priority register (IP) | | | | |
| | 4.4.2.7 Program status word register (PSW) | | | | |
| | 4.4.2.8 I/O control register (IOCON) | | | | |
| | 4.4.2.9 Timer 2 control register (T2CON) | 75 | | | |
| | 4.5 Timer/Counters 0, 1, and 2 | | | | |
| | 4.5.1 Outline | 76 | | | |
| | 4.5.2 Timer/counters 0 and 1 | 76 | | | |
| | 4.5.2.1 Outline | 76 | | | |
| | 4.5.2.2 Timer/counter 0 and 1 counting control | 76 | | | |
| | 4.5.2.3 Timer/counter 0 and 1 count clock designation | 78 | | | |
| | 4.5.2.3.1 External clock detector circuit for timer/counters 0 and 1 | | | | |
| | 4.5.2.4 Counting control of timer/counters 0 and 1 by INT pin | 80 | | | |
| | 4.5.2.5 Timer/counters 0/1 timer modes | 82 | | | |
| | 4.5.2.5.1 Outline | 82 | | | |
| | 4.5.2.5.2 Mode 0 | 82 | | | |
| | 4.5.2.5.3 Mode 1 | 84 | | | |
| | 4.5.2.5.4 Mode 2 | 86 | | | |
| | 4.5.2.5.5 Mode 3 | 88 | | | |
| | 4.5.2.5.6 32-bit timer mode | 89 | | | |

| 4.5.2.5.7 Caution about use of timer counters 0 and 1 | |
|--|------|
| | |
| power down mode | |
| 4.5.3 Timer/counter 2 | |
| 4.5.3.1 Outline | |
| 4.5.3.2 Timer 2 control register (T2CON) | |
| 4.5.3.3 Timer/counter 2 operation modes | 93 |
| 4.5.3.3.1 16-bit auto reload mode | |
| 4.5.3.3.2 16-bit capture mode | |
| 4.5.3.3.3 16-bit baud rate generator mode | |
| 4.5.3.4 Timer/counter 2 detector circuit | |
| 4.5.3.4.1 T2(timer/counter 2 external clock detector) | |
| 4.5.3.4.2 T2EX(timer/counter 2 external flag input detector) | |
| 4.5.3.5 Timer/counter carry signal detector circuit | |
| 4.6 Serial Port | 99 |
| 4.6.1 Outline | |
| 4.6.2 Special function registers for serial port | 101 |
| 4.6.2.1 SCON | 101 |
| 4.6.2.2 SBUF | 103 |
| 4.6.2.3 TCLK | 103 |
| 4.6.2.4 RCLK | 103 |
| 4.6.2.5 SMOD | 104 |
| 4.6.2.6 SERR | 105 |
| 4.6.3 Operating modes | 106 |
| 4.6.3.1 Mode 0 | |
| 4.6.3.1.1 Outline | |
| 4.6.3.1.2 Mode 0 baud rate | |
| 4.6.3.1.3 Mode 0 transmit operation | |
| 4.6.3.1.4 Mode 0 receive operation | |
| 4.6.3.2 Mode 1 | |
| 4.6.3.2.1 Outline | |
| 4.6.3.2.2 Mode 1 baud rate | |
| 4.6.3.2.3 Mode 1 transmit operation | |
| 4.6.3.2.4 Mode 1 receive operation | |
| 4.6.3.2.5 Mode 1 UART error detection | |
| 4.6.3.3 Mode 2 | |
| 4 6 3 3 1 Outline | |
| 4.6.3.3.2 Mode 2 baud rate | 1 10 |
| 4.6.3.3.3 Mode 2 transmit operation | |
| | |
| 4.6.3.3.4 Mode 2 receive operation | |
| | |
| 4.6.3.4 Mode 3 | |
| 4.6.3.4.1 Outline | |
| 4.6.3.4.2 Mode 3 baud rate | |
| 4.6.3.4.3 Mode 3 transmit operation | |
| 4.6.3.4.4 Mode 3 receive operation. | |
| 4.6.3.4.5 Mode 3 UART error detection | |
| 4.6.4 Serial port application examples | |
| 4.6.4.1 I/O extension | 124 |

| | 4.7 Interrupt1 | 129 |
|----|---|-----|
| | 4.7.1 Outline | 129 |
| | 4.7.2 Interrupt enable register (IE) | 131 |
| | 4.7.3 Interrupt priority register (IP) | 132 |
| | 4.7.3.1 Priority interrupt routine flow | 133 |
| | 4.7.3.2 Interrupt routine flow when priority circuit is stopped | 134 |
| | 4.7.3.3 Interrupt priority when priority register (IP) contents are all "0" | 135 |
| | 4.7.4 Detection of external interrupt signals INT0 and INT1 | 136 |
| | 4.7.4.1 Outline of INT signal detection | 136 |
| | 4.7.4.2 External interrupt signal 0 and 1 level detection | 136 |
| | 4.7.4.3 External interrupt signal 0 and 1 trigger detection | 137 |
| | 4.7.5 MSM80C154S/MSM83C154S interrupt response time charts | 138 |
| | 4.7.5.1 Interrupt response time chart when interrupt conditions are satisfied | |
| | during execution of ordinary instruction in main routine | 138 |
| | 4.7.5.2 Interrupt response time chart when interrupt conditions are satisfied | |
| | during execution of IE or IP register operation instruction in main | |
| | routine1 | 140 |
| | 4.7.5.3 Interrupt response time chart when an ordinary instruction is | |
| | executed after temporarily returning to the main routine from | |
| | continuous interrupt processing1 | 142 |
| | 4.7.5.4 Interrupt response time chart when an IE or IP manipulating | |
| | instruction is executed after temporarily returning to the main | |
| | routine from continuous interrupt processing | |
| | 4.8 CPU "Power Down" | |
| | 4.8.1 Outline | |
| | 4.8.2 Idle mode (IDLE) setting | |
| | 4.8.3 Soft power down mode (PD) setting | 151 |
| | 4.8.3.1 Caution about software power down mode setting | |
| | 4.8.4 Hard power down mode (HPD) setting | |
| | 4.9 CPU Power Down Mode (IDLE, PD, and HPD) Cancellation (CPU Activation) | |
| | 4.9.1 Outline | |
| | 4.9.2 Cancellation by CPU resetting (RESET pin) | |
| | 4.9.3 Cancellation of CPU power down mode(IDLE, PD)by interrupt signal1 | 1/6 |
| | 4.9.3.1 Cancellation of CPU power down mode (IDLE, PD) from interrupt | 170 |
| | address | 176 |
| | 4.9.3.2 Cancellation of CPU power down mode (IDLE, PD) by interrupt | 100 |
| | request signal and restart from next address of stop address | |
| | 4. TO MSMOOC 1345/63C 1345 Battery Backup With Hard Power Down Mode | 101 |
| 5. | INPUT/OUTPUT PORTS | |
| • | 5.1 Outline | 192 |
| | 5.2 Port 0 | |
| | 5.3 Port 1 | |
| | 5.4 Port 2 | |
| | 5.5 Port 3 | |
| | 5.6 Port 0, 1, 2, and 3 Output and Floating Status Settings in CPU Power Down | |
| | Mode (PD, HPD) | 205 |
| | · | |
| | | |

| | 5.7 | Port 1, 2, and 3 | 207 |
|----|------|--|-----|
| | 5.8 | 100 kΩ Pull-Up Resistance Setting for Quasi-bidirectional Input | |
| | | Ports 1, 2, and 3 | 207 |
| | 5.9 | Precautions When Driving External Transistors by Quasi-bidirectional | |
| | | Port Output Signals | |
| | 5.10 | Port Output Timing | |
| | | 1) One machine cycle instruction output timing | 210 |
| | | 2) Two machine cycle instruction output timing | |
| | 5.11 | Port Data Manipulating Instructions | 212 |
| 6. | ELE | ECTRICAL CHARACTERISTICS | |
| | 6.1 | Absolute Maximum Ratings | 216 |
| | 6.2 | Operational Ranges. | 216 |
| | 6.3 | DC Characteristics | 217 |
| | 6.4 | External Program Memory Access AC Characteristics | 221 |
| | 6.5 | External Data Memory Access AC Characteristics | 223 |
| | 6.6 | Serial Port (I/O Extension Mode) AC Characteristics | 225 |
| | 6.7 | AC Characteristics Measuring Conditions | 227 |
| | 6.8 | XTAL1 External Clock Input Waveform Conditions | 228 |
| 7. | DES | SCRIPTION OF INSTRUCTIONS | |
| | 7.1 | Outline | 231 |
| | 7.2 | Description of Instruction Symbols | |
| | 7.3 | List of Instructions. | |
| | 7.4 | | |
| | 7.5 | Detailed Description of MSM80C154S/MSM83C154S Instructions | |
| | | | |

1. INTRODUCTION

1. INTRODUCTION

1.1 MSM80C154S/MSM83C154S/MSM85C154HVS Outline

MSM80C154S/MSM83C154S/MSM85C154HVS are single-chip 8-bit fully static microcontrollers featuring high performance and low power consumption. All MSM80C31F/MSM80C51F instructions and functions have been retained.

Apart from being without the internal program memory (ROM), MSM80C154S is identical to MSM83C154S. And the difference between MSM85C154HVS and MSM83C154S is that the internal program memory (ROM) in MSM83C154S is replaced by an external ROM connected to MSM85C154HVS by using a piggy-back package.

While the MSM83C154S microcontroller integrates a 16384-word \times 8-bit program memory (ROM) in a single chip, MSM80C154S/MSM83C154S/MSM85C154HVS all feature computer functions including a 256-word \times 8-bit data memory (RAM), 32 input/ output ports, three 16-bit timer/counters, six interrupts, serial I/O, an 8-bit parallel processing circuit, and a clock generator.

The internal operation in these CPUs is based on an instruction code address method for greater efficiency. In this method, operations are specified in the instruction code (OP) section, and the objective registers are specified by part of that instruction code and the second or third byte following the code. A feature of this method is the ability to achieve several operations by simply changing the manipulation register designation in a single instruction code.

Inclusion of 8-bit multiplication and division instructions further increases the processing capacity of these CPUs.

In addition to expansion of the bit processing area, a comprehensive range of bit processing instructions has also been included. Processing operations include logical processing of the carry flag and specified bit within each register, transfer between the carry flag and specified bit in certain registers, transfer of specified bits between different registers, setting, resetting, and complement of the specified bit in each register, and execution of various bit tests within a wide area.

To make a relative jump after the execution of a bit test instruction, jumps can be made within a wide address range between –128 and +127 relative to the address of the instruction and there is no page field restriction.

The contents of specified registers can be saved in stack by using the PUSH instruction, and the saved contents can be returned from stack to a specified register by the POP instruction. Absolute interrupt priority can be allocated to any interrupt when in priority circuit operation mode. And by controlling only the interrupt enable register (IE) when in priority circuit stop mode, multi-level interrupt processing can be executed to make interrupt processing much easier than in conventional CPUs.

Employing the low-power consumption feature of C-MOS devices, these CPUs are designed to operate in a number of "CPU power down" modes. In idle mode the IDL bit in the power control register (PCON) is set to "1" to halt CPU operations while the oscillator continues to run. In soft power down mode the PD bit in the power control register is set to "1" to halt CPU operations as well as the oscillator. And in hard power down mode where the HPD bit in the power control register is set in advance to "1", CPU operations and the oscillator are stopped if the HPDI pin (P3.5) power failure detect signal level is changed from "1" to "0". CPU power down modes can be cancelled by resetting the CPU via reset pin and restarting execution from address 0, by restarting execution from the relevant interrupt address, or by resuming

execution from the next address after the stop address where CPU power down mode was activated.

Each of the quasi-bidirectional ports 1, 2, and 3 can be set independently as high impedance input ports. And the 10 k Ω pull-up resistance for these input ports can be isolated from the power supply (Vcc), leaving only the 100 k Ω pull-up resistance and thereby enabling the quasi-bidirectional ports to be driven by devices with low drive capacity. Furthermore, the outputs of ports, 0, 1, 2, and 3 can be switched to floating status during CPU power down modes (PD, HPD).

Three built-in 16-bit timer/counters capable of operating in a wide range of modes enable the CPUs to be used in many different ways. And since timer/counters 0 and 1 can be operated by external clock during CPU power down modes (PD, HPD) where the oscillator is stopped, these two counters can also be used in cancelling CPU power down modes.

UART based serial communication can be executed at any baud rate by carry signal from timer/counter 1 or timer/counter 2.

If an overrun or framing error is generated during data reception, the SERR bit in the I/O control register is set. And by testing this SERR bit, the accuracy of the data can be checked quite easily to ensure correct serial communication.

As can be seen, these CPUs are equipped with a very comprehensive range of functions. Also note that EASE80C51mkII is available for use as the program development support system for these CPUs.

Equipped with the MSM85C154E dedicated evachip, EASE80C51mkII is capable of program area mapping, realtime tracing, generating breaks according to accumulator contents, and various other functions designed for accurate and efficient support of program development of these CPUs.

With this great line-up of functions and with EASE80C51mkII capable of developing programs in a very short time, MSM80C154S/MSM83C154S/MSM85C154HVS give a highly integrated high performance solution.

1.2 MSM80C154S/MSM83C154S Features

- Full static circuitry
- Internal program memory (ROM)
 16384 words × 8 bits (MSM83C154S)
- External program memory (ROM)

Connectable up to 64K bytes

- Internal data memory (RAM)
 256 words × 8 bits
- External data memory (RAM)
 Connectable up to 64K bytes
- Four sets of working registers (R0 thru R7 × 4)
- Stack

Free use of 256-word × 8-bit internal data memory area

- Four input/output ports (8-bit × 4)
- Serial ports (UART operation)
- · Six types of interrupts
 - (1) Two external interrupts
 - (2) Three timer interrupts
 - (3) One serial port interrupt
 - * Priority allocated interrupt processing
 - * Multi-level interrupt processing by software management
- CPU power down function
 - (1) Idle mode: CPU stopped while oscillation continued.

(Software setting)

(2) PD mode: CPU and oscillation all stopped.

(Software setting)

(Setting I/O ports to floating status possible)

(3) HPD mode: CPU and oscillation all stopped.

(Hardware setting)

(Setting I/O ports to floating status possible)

- CPU power down mode cancellation
 - (1) Execution commenced from address 0 by CPU resetting.

(IDLE, PD, and HPD mode cancellation)

- * RESET pin is used
- (2) Execution from interrupt address by interrupt request, or execution resumed from next address after the stop address. (IDLE and PD mode cancellation)
 - * External, timer, and serial port interrupts
- I/O control registers (0F8H)
 - bo: Port 0, 1, 2, and 3 floating setting (PD, HPD)
 - b1: Port 1 high impedance input port setting
 - b2: Port 2 high impedance input port setting
 - b3: Port 3 high impedance input port setting
 - b4: Port 1, 2, and 3 pull-up resistance switching (10 k Ω pull-up resistance switch off to leave only 100 k Ω)
 - b5: Serial port reception error detector bit
 - b6: 32-bit timer mode setting (TL0+TH0+TL1+TH1)

- Timer/counters (three 16-bit timer/counters)
 - (1) 8-bit timer with 5-bit prescalar
 - (2) 16-bit timer
 - (3) 8-bit timer with 8-bit auto-reloader
 - (4) 8-bit separate timer
 - (5) 16-bit timer with 16-bit auto-reloader
 - (6) 16-bit capture timer
 - (7) 16-bit baud rate generator timer
 - (8) 32-bit timer
- Wide operating temperature range -40 to +85°C
- Wide operating voltage range
 - (1) When operating: VCC=+2.2 to 6V (varies according to frequency)
 - (2) When stopped: VCC=+2 to +6V (PD or HPD mode)
- · Instruction execution cycle
 - (1) 2-byte 1-machine cycle instructions
 - (2) Multiplication/division instructions
- Direct initialization of ports 0, 1, 2, and 3 by input of reset signal even if oscillator have been stopped.

(All ports output "1".)

- High noise margin (with Schmitt trigger input for each I/O)
- 40-pin plastic DIP/44-pin plastic flat package/44-pin plastic PLCC/44/pin plastic TQFP
- Software compatibility with MSM80C31F and MSM80C51F

1.3 Additional Features in MSM80C154S/MSM83C154S/MSM85C154HVS

In addition to the basic operations of MSM80C31F/MSM80C51F, the MSM80C154S/MSM83C154S/MSM85C154HVS devices also include the following functions.

- ROM capacity increased from 4K bytes to 16K bytes
- RAM capacity increased from 128 bytes to 256 bytes
- An additional timer counter 2
- An additional timer interrupt 2
- An additional 8-bit timer 2 control register (T2CON 0C8H)
- An additional 8-bit I/O control register (IOCON 0F8H)
- Addition of two bits (bit 5, PT2 and bit 7, PCT) to the priority register (IP 0B8H)
- Addition of one bit (bit 5, ET2) to the interrupt enable register (IE 0A8H)
- Addition of two bits (bit 5, RPD and bit 6, HPD) to the power control register (PCON 87H) Addition of these extra functions has further increased the performance and widen the range of application of these CPU devices.

2. SYSTEM CONFIGURATION

2. SYSTEM CONFIGURATION

2.1 MSM80C154S/MSM83C154S/MSM85C154HVS Logic Symbols





Figure 2-1 MSM80C154S/83C154S/85C154HVS logic symbols


2.2 MSM80C154S/MSM83C154S pin layouts

MSM80C154SRS/MSM83C154SRS (Top View) 40 Pin Plastic DIP

MSM80C154SGS/MSM83C154SGS (Top View) 44 Pin Plastic Package



SYSTEM CONFIGURATION






Figure 2-2 MSM80C154S/MSM83C154S pin layout (top view)


Applicable Packages

| 40-Pin Plastic DIP (DIP40-P-600-2.54) | MSM80C154S RS MSM83C154S-XXX RS |
|---|--|
| 44-Pin Plastic QFJ (QFJ44-P-S650-1.27) | MSM80C154S JS MSM83C154S-XXX JS |
| 44-Pin Plastic QFP (DFP44-P-910-0.80-2K) | MSM80C154S GS-2K MSM83C154S-XXX GS-2K |
| 44-Pin Plastic TQFP (TQFP44-P-1010-0.80-K) | MSM80C154S TS-K MSM83C154S-XXX TS-K |
| 40-Pin Ceramic Piggy Back (ADIP40-C-600-2.54) | MSM85C154HVS |

2.2.1 MSM80C154S/MSM83C154S external dimensions


MSM80C154SRS/MSM83C154SRS

40-pin Plastic DIP (DIP40-P-600-2.54)



MSM80C154SGS/MSM83C154SGS

44-Pin Plastic QFP (QFP44-P-910-0.80-2K)



MSM80C154SJS/MSM83C154SJS






Figure 2-3 MSM80C154S/MSM83C154S external dimensions

MSM80C154STS/MSM83C154STS

44-Pin Plastic TQFP (TQFP44-P-1010-0.80-K)




2.2.2 MSM85C154HVS pin layout and external dimensions



- * The MSM85C154HVS pin layout of bottom side is the same as the pin layout for MSM83C154SRS.
- * The 27C64/128 device should be used for EPROM.

40-Pin Ceramic Piggy Back (ADIP40-C-600-2.54)






Figure 2-4 MSM85C154HVS pin layout and external dimensions

2.3 MSM80C154S Block Diagram




Figure 2-5 MSM80C154S block diagram

2.4 MSM83C154S Block Diagram




Figure 2-6 MSM83C154S block diagram

2.5 MSM85C154HVS Block Diagram




Figure 2-7 MSM85C154HVS block diagram

2.6 Timing and Control

2.6.1 Outline of MSM80C154S/MSM83C154S timing

The MSM80C154S/MSM83C154S devices are both equipped with a built-in oscillation inverter (see Figure 2-8) for use in the generation of clock pulses by external crystal or ceramic resonator. These clock pulses are passed to the timing counter and control circuits where the basic timing and control signals required for internal control purposes are generated.

The basic timing consists of state 1 (S1) thru state 6 (S6) (see Figure 2-9) where each state cycle is based on two XTAL1·2 fundamental clock pulses. The interval from S1 thru S6 forms a single machine cycle with a total of 12 fundamental clock pulses. 1-byte 1-machine cycle and 2-byte 1-machine cycle instructions are fetched into the instruction register during M1·S1, decoded during M1·S2, and executed during M1·S3 thru M1·S6. The second byte is fetched during M1·S4. 1-byte 2-machine cycle, 2-byte 2-machine cycle, and 3-byte 2-machine cycle instructions are also fetched during M1·S1, decoded during M1·S2, and executed during M1·S3 thru M2·S6. The second and third bytes are fetched during M1·S4, M2·S1, or M2·S4. The number of clocks used is 24. 1-byte 4-machine cycle instructions are involved in multiplication and division operations where 48 clocks are used.




Figure 2-8 Oscillator, timing counter, and control stage block diagram




Figure 2-9 MSM80C154S/MSM83C154S fundamental timing

SYSTEM CONFIGURATION

2.6.2 Major synchronizing signals

(1) ALE (Address Latch Enable)

The ALE signal is used as a clock signal where the address signals 0 thru 7 output from CPU port 0 can be latched externally when external program or external data memory (RAM) is used.

Although two ALE signal outputs are obtained in a single machine cycle during normal operations, no output is obtained during output of the RD/WR signal when an external memory instruction (MOVX......) is executed.

(2) PSEN (Program Store Enable)

The PSEN output signal is generated during execution of an external program. The output is obtained when an instruction or data is fetched.

The PSEN signal is valid when at "0" level, and external program data is enabled when in this valid state.

Although two PSEN signal outputs are obtained in a single machine cycle during normal operations, no output is obtained during output of the RD/WR signal when an external data memory instruction (MOVX......) is executed.

(3) WR (Write Strobe)

The \overline{WR} output signal is obtained when an external data memory instruction (MOVX @Rr, A or MOVX @ DPTR, A) is executed.

CPU port 0 output data is written in the external RAM when the WR signal is at "0" level.

(4) RD (Read Strobe)

The RD output signal is obtained when an external data memory instruction (MOVX A, @ Rr or MOVX A, @ DPTR) is executed.

The external RAM is enabled and output data is passed to CPU port 0 when the $\overline{\text{RD}}$ signal is at "0" level.

2.6.3 MSM80C154S fundamental operation time charts




Figure 2-10 MSM80C154S external program memory read cycle timing chart




Figure 2-11 MSM80C154S MOVX A, @Rr execution

SYSTEM CONFIGURATION

(3) MOVX @Rr, A




Figure 2-12 MSM80C154S MOVX @Rr, A execution




Figure 2-13 MSM80C154S MOVX A, @DPTR execution

(5) MOVX @DPTR, A




Figure 2-14 MSM80C154S MOVX @DPTR, A execution




Figure 2-15 MSM80C154S MOV direct, PORT[0, 1, 2, 3] execution

SYSTEM CONFIGURATION

2.6.4 MSM83C154S fundamental operation time charts




Figure 2-16 MSM83C154S MOVX A, @Rr execution




Figure 2-17 MSM83C154S MOVX @Rr, A execution

(3) MOVX A, @DPTR




Figure 2-18 MSM83C154S MOVX A, @DPTR execution




Figure 2-19 MSM83C154S MOVX @DPTR, A execution

SYSTEM CONFIGURATION

(5) MOV direct, PORT [0, 1, 2, 3] execution




Figure 2-20 MSM83C154S MOV direct, PORT[0, 1, 2, 3] execution

2.7 Instruction Register (IR) and Instruction Decoder (PLA)

MSM80C154S/MSM83C154S operations are based on an instruction code address method. Hence, in addition to the instruction code instruction register (IR) and instruction decoder (PLA), these devices also include an instruction register (AIR) and register manipulation decoder (PLA) for data addresses and bit addresses.

Operation codes are passed to the IR, and data and bit addresses are passed to the AIR. CPU control signals are formed at the respective PLA for each instruction register, thereby activating the CPU. The block diagram is outlined in Figure 2-21.




Figure 2-21 IR and PLA block diagram

2.8 Arithmetic Operation Section

(1) Outline

The MSM80C154S/MSM83C154S arithmetic operation section consists of

- (1) an arithmetic operation instruction decoder, and
- (2) an arithmetic and logic unit [ALU].

(2) Arithmetic operation instruction decoder:

Arithmetic operation instructions are passed to the instruction register (IR) and then to the PLA where they are converted into control signals.

The control signals from the PLA are used to control ALU peripheral circuits and ALU arithmetic operations (ADD, AND, OR, EOR).

(3) Arithmetic and logic unit [ALU]:

Upon reception of 8-bit data from one or two data sources the ALU processes that data in accordance with control signals from the PLA. The ALU is capable of executing the following processes:

- Additions and subtractions with and without carry
- Increments (+1) and decrements (-1)
- Bit complements
- Rotations (either direction with and without carry)
- BCD (decimal adjust)
- Carry, auxiliary carry, and overflow signal output
- Multiplications and divisions
- Bit detection
- Exchange of low and high order nibbles
- · Logical AND, logical OR, and exclusive OR

If a bit-3 auxiliary carry (AC), a bit-7 carry (CY), or an overflow (OV) is generated as a result of the arithmetic operation executed by the ALU, that result is set in the program status word (PSW 0D0H).

PSW(0D0H)




Figure 2-22 Program status word

2.9 Program Counter

The MSM80C154S/MSM83C154S program counter has a 16-bit configuration PC0 thru PC15, as shown in Figure 2-23.




Figure 2-23 MSM80C154S/MSM83C154S program ounter

This program counter is a binary up-counter which is incremented by 1 each time one byte of instruction code is fetched. When the program counter is counted by 1 after counter contents have reached 0FFFFH, the counter is returned to 0000H. MSM83C154S is automatically switched to external ROM mode when the counter contents exceed 3FFFH.

2.10 Program Memory and External Data Memory

2.10.1 MSM80C154S/MSM83C154S program area and external ROM connections

Since MSM80C154S/MSM83C154S are equipped with a 16-bit program counter, these devices can execute programs of up to 64K bytes (including both internal and external programs).

Since the MSM80C154S is not equipped with an internal program ROM, however, only external instructions are executed. MSM83C154S, on the other hand, is equipped with a 16K byte program ROM which enables it to execute internal instructions from address 0 thru address 16383. External instructions are executed when the address is greater than 16383. The program area is outlined in Figure 2-24, and a diagram of ROM connections made when external instructions are executed is shown in Figure 2-25.




Figure 2-24 MSM80C154S/MSM83C154S program area




Figure 2-25 MSM80C154S/MSM83C154S external ROM connection diagram

SYSTEM CONFIGURATION

2.10.2 Procedures and circuit connections used when external data memory (RAM) is accessed by data pointer (DPTR)

The MSM80C154S/MSM83C154S can be connected to an external 64K word \times 8-bit data memory (RAM) when accessing the memory by data pointer (DPTR).

The data pointer (DPTR) consists of DPL and DPH registers. The DPL register contents serve as addresses 0 thru 7 of the external data memory, and the DPH register contents serve as addresses 8 thru 15.

The MOVX @DPTR, A instruction is used when accumulator contents are transferred to an external data memory, and the MOVX A, @DPTR instruction is used when external data memory contents are transferred to the accumulator. The external data memory connection diagram is shown in Figure 2-26 and the external data memory access time chart is shown in Figure 2-27.

When the data pointer indirect external memory instruction is executed, the CPU passes the DPL register contents to port 0, and the port 0 contents are latched externally by ALE signal. Data stored in the latch serves as the lower order addresses 0 thru 7 of the external data memory (RAM), and the DPH register contents passed to port 2 serve as the higher order addresses 8 thru 15 for addressing of the external data memory.

The WR or RD external data memory control signal is subsequently generated by the CPU to enable transfer of data between port 0 and the external data memory.




Figure 2-26 Connection circuit for external data memory addressed by DPTR




Figure 2-27 DPTR external data memory access timing

2.10.3 Procedures and circuit connections used when external data memory (RAM) is accessed by registers R0 and R1

The MSM80C154S/MSM83C154S can be connected to an external 256 word \times 8-bit data memory (RAM) when addressing the memory according to the contents of registers R0 and R1 in the internal data memory (RAM).

The MOVX @Rr, A instruction is used when accumulator contents are transferred to an external data memory, and the MOVX A, @Rr instruction is used when external data memory contents are transferred to the accumulator. The external data memory connection diagram is shown in Figure 2-28 and the external data memory access time chart is shown in Figure 2-29.

When the indirect register external memory instruction is executed, the CPU passes the R0 or R1 register contents to port 0, and the port 0 contents are latched externally by the ALE signal. Data stored in the latch serves as the addresses 0 thru 7 of the external data memory. The $\overline{\text{WR}}$ or $\overline{\text{RD}}$ external data memory control signal is subsequently generated by the CPU to enable transfer of data between port 0 and the external data memory.

However, if the port 2 latched data is used in addresses 8 thru 15 of the external data memory, the circuit connections are the same as when the data pointer (DPTR) is used, thereby enabling a 64K byte \times 8-bit data memory to be accessed.

SYSTEM CONFIGURATION




Figure 2-28 Connection circuit for external data memory addressed by register R0 or R1




Figure 2-29 Register R0/R1 external data memory access timing


3. CONTROL

3. CONTROL

3.1 Oscillators: XTAL1 XTAL2


An oscillator is formed by connecting a crystal or ceramic resonator between the XTAL1 and XTAL2 pins of the MSM80C154S/MSM83C154S devices.

If an external clock is applied to XTAL1, the input should be at 50% duty and C-MOS level.




- * The capacity of the compensating capacitor depends on the crystal resonator.
- * The XTAL1.2 frequency depends on Vcc.

Figure 3-1 Crystal resonator connection diagram



- * The capacity of the compensating capacitor depends on the ceramic resonator.
- * The XTAL1.2 frequency depends on Vcc.

Figure 3-2 Ceramic resonator connection diagram



* Supply of 50% duty clock

Figure 3-3 External clock supply circuit

3.2 CPU Resetting

3.2.1 Outline

If a reset signal (kept at "1" level for at least 1μ sec) is applied to the RESET pin when the correct voltage (in respect to the various specifications) is applied to the MSM80C154S/MSM83C154S VCc pin, a reset signal is stored in the CPU even if the XTAL1.2 oscillators have been stopped.

The internally stored reset signal is used in direct initialization (setting to "1") of ports 0, 1, 2, and 3. All of the special function registers are then initialized (set to "0") two machine cycles after the XTAL1.2 oscillator commences regular operation.

When the reset is released, instruction execution is started in the third machine cycle if the reset signal is changed from "1" level to "0" level before the M1·S1 signal leading edge, and in the fifth machine cycle if the reset signal is changed from "1" to "0" after the leading edge. The reset circuit block diagram is shown in Figure 3-4, the reset start time charts in Figures 3-5 and 3-6, and the reset release time charts in Figures 3-7 and 3-8.




Figure 3-4 MSM80C154S/MSM83C154S reset circuit block diagram




Figure 3-5 Reset execution time chart (internal ROM mode)




Figure 3-6 Reset execution time chart (external ROM mode)




Figure 3-7 Reset release time chart (internal ROM mode)




Figure 3-8 Reset release time chart (external ROM mode)

3.2.2 Reset Schmitt trigger circuit

The Schmitt trigger circuit connected to the RESET pin shown in the MSM80C154S/MSM-83C154S reset circuit block diagram in Figure 3-4 operates in the following way when the Vcc power supply voltage is +5V.

If the voltage of the reset signal applied to the RESET pin exceeds 3V when the level of that signal is changed from "0" to "1", the Schmitt trigger output level is changed from "0" to "1", and the reset signal is set in the CPU reset control circuit, resulting in the reset operation being started by the CPU.

The CPU reset state is released when the "1" level on the RESET pin is changed to "0". An input signal level below 1.5V is regarded as "0" level, and the Schmitt trigger output level is changed from "1" to "0". When the reset signal is changed to "0" level, the CPU reset control circuit is ready for reset release. The Schmitt trigger circuit operation time chart for changes in the reset input voltage is outlined in Figure 3-9.




Figure 3-9 Reset Schmitt trigger gate detector time chart

3.2.3 CPU internal status by reset

When a reset signal is applied to the CPU with normal voltage applied to the MSM80C154S/MSM83C154S VCC power supply pin, ports 0, 1, 2, and 3 are set to "1" (input mode) even if XTAL1·2 oscillation has been stopped. The output status of the ALE and PSEN pins also becomes "1". The CPU is then reset after normal XTAL1·2 oscillation has resumed. The internal CPU status when the CPU is reset is shown in Table 3-1.

Table 3-1 MSM80C154S/MSM83C154S reset internal status

| Register Name | Register Reset Status |
|---------------------|-----------------------|
| PC | H0000 |
| SP | 07H |
| IP | 40H(0 × 000000) |
| IE | 40H(0 × 000000) |
| PCON | 10H(000 × 0000) |
| PSW, DPH, DPL, A, B | |
| SCON, TCON, TMOD | |
| T2CON, IOCON, TL0 | 00H |
| TL1, TL2, TH0, TH1 | |
| TH2, RCAP2L, RCAP2H | |
| P1, P2, P3 | *0FFH(input port) |
| P0 | *0FFH(floating) |
| SBUF | Undefined |
| INTERNAL RAM | Undefined |
| ALE, PSEN | *"1" OUT |

^{*} Denotes direct resetting even if XTAL1.2 has stopped.

3.3 EA (CPU Memory Separate)

3.3.1 Outline

The function of the \overline{EA} pin is to determine whether a CPU internal program memory (ROM) instruction or an external program instruction is to be executed.

- (1) Internal ROM mode

 If the EA pin is connected to Vcc and a "1" reset signal is applied to the RESET pin to reset the CPU, an internal program memory (ROM) is executed from address 0.

 (MSM83C154S, MSM85C154HVS)
- (2) External ROM mode

 If the EA pin is connected to Vss and a "1" reset signal is applied to the RESET pin to reset the CPU, an external program memory is executed from address 0.

4. INTERNAL SPECIFICATIONS

4. INTERNAL SPECIFICATIONS

4.1 Internal Data Memory (RAM) and Special Function Registers

4.1.1 Outline

MSM80C154S/MSM83C154S operation is based on an instruction code address method where operations are specified in an instruction code (OP) section, and the data memory (RAM) and special function registers (ACC, B, TCON, P0........) are specified directly by part of the instruction code and the second or third byte of data following that instruction code. According to this instruction code address method, all eight bits of data in the data memory and special function register may be specified, or one bit of data memory and one bit of data in the special function register may be specified. Direct designation of all eight bits of data is called data addressing, and direct designation of one bit of data is called bit addressing. Since these CPU devices specify data memory (RAM) and special function register contents by the above method, specific addresses are assigned to the respective CPU data memory (RAM) and special function registers (ACC, B, TCON, P0,). Data addresses consist of eight bits, and range from 00 to 0FFH in binary (which correspond to 0 thru 255 in decimal). All data memory (RAM) and special function registers (ACC, B, TCON, P0,) exist in these 256 locations.

The data memory contains 256 bytes. The data memory between addresses 00 thru 7FH can be specified directly by data address, and the data memory from address 80H to 0FFH can be specified by indirect register instruction where R0 or R1 contents are set to 80H thru 0FFH. Note that the entire data memory (RAM) from 00 thru 0FFH can be specified by indirect register instruction.

Special function registers are located between addresses 80H thru 0FFH, and can also be specified directly by data address. Bit addresses consist of eight bits, the manipulation bits being specified by the three lower order bits and the data memory (RAM) or special function register (ACC, B, TCON, P0,) by the five higher order bits. Data memory between addresses 20 thru 2FH can be specified by bit addressing. Other areas cannot be specified by bit designation.

The special function registers which can be specified by bit address are P0, P1, P2, P3, TCON, SCON, IE, IP, T2CON, PSW, ACC, B, and IOCON, a total of 13 registers. The data memory (RAM) and special function register address space layout is shown in Figure 4-1.




Figure 4-1 Data memory and special function register layout

4.2 Internal Data Memory (RAM)

4.2.1 Internal data memory (RAM)

The storage capacity of the MSM80C154S/MSM83C154S data memory is 256 words \times 8 bits. The layout diagram is shown in Figure 4-2.

The data memory can be accessed (R/W) in four different ways - direct register designation, indirect register designation, data addressing, and bit addressing.

Four banks of registers group (R0 thru $R7 \times 4$) exist within the data memory address range from 00 to 1FH. Banks are specified by RS0 and RS1 data combinations within the PSW. The data memory address range from 20 to 2FH is an area where bit addressing is possible. One bit of data can be manipulated directly by bit manipulation instructions.

The data memory address range from 00 to 7FH is an area where data addressing is possible. 8-bit data manipulations can be handled directly by data address manipulation instructions. The data memory address range from 80H to 0FFH is an area where data addressing is not possible. To manipulate data in this data memory area, the contents of register R0 or R1 are set in 80H thru 0FFH, then an indirect register instruction is used. (Indirect register instructions can be used to specify the entire data memory from address 00 to 0FFH.) In addition to data storage in the CPU, the data memory is used as the place for saving stack data. This stack data storage area is addressed by a stack pointer (SP 81H).

Since the stack pointer can be set any desired value by software, the data memory can be used as stack from any data memory address. Note that 07H data is set automatically in the stack pointer when the CPU is reset.




Figure 4-2 RAM layout diagram

INTERNAL SPECIFICATIONS

4.2.2 Internal data memory registers R0 thru R7

Four banks of registers group exist in the data memory (RAM) between memory addresses 00 thru 1FH. Banks are specified by RS0 and RS1 bit combinations within the program status word (PSW). Note that the register area R0 thru R7 can also be used as normal data memory. The PSW table is shown in Table 4-1, and the data memory register bank layout in Figure 4-3.

Table 4-1 Program status word (PSW)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|-----|-----|----|----|---|
| Flag | CY | AC | F0 | RS1 | RS0 | OV | F1 | Р |
| Set | | | | • | • | | | |

| OFF | 255 | D7 | | | D4 | | | D1 | D0 | RAM | | | |
|----------|--------|-----------|---------------|-----------|-----------------|-----------|-----------|-------------|----|----------|---------|-----|-----|
| | | | USER DATA RAM | | | | | | | | | | |
| | | | | | | | | | | DATA | | | |
| 30 | 48 | D7 | D6 | <u>D5</u> | D4 | | D2 | D1 | D0 | ∞ఠ | | | |
| 2F | 47 | D7 | <u>D6</u> | D5 | D4 | D3 | D2 | D1 | D0 | 쏬 | | | |
| | | | BIT A | ADDF | RES | SING | | | | STACK | | RS1 | RS0 |
| 20 | 32 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | - | | | |
| 1F | 31 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | R7 | | | |
| | | | | // | | | | | _ | | BANK 3 | 1 | 1 |
| 18 | 24 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | R0 | | | |
| 17 | 23 | D7 | D6 | D5 | Ď4 | D3 | D2 | D1 | DÖ | Ř7 | | | |
| | | | // | | | | | | | | BANK 2 | 1 | 0 |
| 10 | 16 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | R0 | | - | |
| 0F | 15 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | R7 | | | |
| 9. | | | | | | | | | | | BANK 1 | 0 | 1 |
| | | | | // | | | | | | | DAINN I | U | ' |
| 08 | 8 7 | D7 | D6 | <u>D5</u> | <u>D4</u> | D3 | D2 D2 | D1 D1 | D0 | R0 | | | |
| 07 06 | 6 | D7 | D6 D6 | D5 D5 | <u>D4</u> D4 | D3 | D2 D2 | D1 | D0 | R7 R6 | | | |
| 05 | 5 | D7 | D6 | D5 | D4 | D3 | D2 | <u> 151</u> | D0 | R5 | | | |
| 04 | 4 | D7 | D6 | D5 | Ď4 | D3 | D2 | Ďi | DÖ | R4 | DANICO | | |
| 03 | 3 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | R3 | BANK 0 | 0 | 0 |
| 02 | 2 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | R2 | | | |
| 01 | 1 | <u>D7</u> | <u>D6</u> | <u>D5</u> | <u>D4</u> | <u>D3</u> | <u>D2</u> | <u>D1</u> | D0 | R1 | | | |
| 00 | 0 | וטו | D6 | D5 | D4 | D3 | D2 | וטו | D0 | R0 | | | l |

Figure 4-3 Internal data memory register bank layout

4.2.3 Stack

The stack data save (storage) area is in the internal data memory (RAM), and is specified by stack pointer (SP 81H).

Although 07H data is automatically set in the stack pointer when the CPU is reset, any desired data can be set by software to enable the data memory to be used as stack from any address. Two bytes of data memory are used when the stack is used by interrupt or CALL instruction, and a single byte of data memory is used when the PUSH instruction is used. The status where an interrupt is generated and the program counter contents are saved in the stack when the stack pointer contents are 7FH, and the status where accumulator contents are pushed during interrupt routine and are subsequently saved in the stack are shown in Table 4-2. The stack status up to completion of interrupt processing upon execution of POP and RETI instructions is also included.

Table 4-2 Stack storage layout

| Ctack processing | Stack | RAM data bit | | | | | | | | | |
|-----------------------|---------|--------------|------|------|------|------|------|-----|-----|--|--|
| Stack processing | pointer | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Before execution | 7FH | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| Interrupt process | 80H | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | | |
| (push PC) | 81H | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | | |
| PUSH process (ACC) | 82H | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | | |
| POP process (ACC) | 82H | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | | |
| DETI process (per DC) | 81H | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | | |
| RETI process (pop PC) | 80H | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | | |
| After execution | 7FH | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |

4.3 Internal Data Memory (RAM) Operating Procedures

4.3.1 Internal data memory indirect addressing

Operation of the internal data memory indirect increment instruction is described here as an example. This instruction (INC @Rr) is a 1-byte 1-machine cycle instruction (see Figure 4-4). The indirect address register is specified by instruction code bit 0 data r where r denotes either register 0 or 1 in the register group specified by PSW RS0 and RS1 bank data. Register 0 is specified when the r data is 0, and register 1 is specified when the data is 1.

When this instruction is executed, register data is read from the specified register 0 or 1, and the read out register data is written into the data pointer for the data memory.

The data memory contents specified by the data pointer are read by the CPU into a temporary register. Then a subsequent increment (+1) by the ALU is followed by a return to the data memory at the address where the data were read out. In this way, the contents of the data memory at the address specified by the contents of R0 or R1 are incremented.




Figure 4-4 INC @Rr bit arrangement

4.3.2 Internal data memory register R0 thru R7 designation

Operation of the internal data memory register decrement instruction is described here as an example. This instruction (DEC Rr) is a 1-byte 1-machine cycle instruction (see Figure 4-5). Register R0 thru R7 is specified by r0, r1, and r2 data of instruction code bit 0, 1, and 2. The r0, r1, and r2 data is represented in binary code, r0 being the LSB, and r2 the MSB. The code is weighted 1, 2, and 4 from the LSB. Any one of the eight registers can be specified by combinations of this code. See Table 4-3 for the register designation combinations.

When this instruction is executed, one of the registers R0 thru R7 from the register group specified by the PSW RS0 and RS1 bank data is specified. The contents of the specified register is read by the CPU into a temporary register. Then a subsequent decrement (–1) by the ALU is followed by a return to the register where the data were read out. In this way, the register contents specified by r0, r1, and r2 are decremented.




Figure 4-5 DEC Rr bit arrangement

Table 4-3 Register designation table

| Register name | r2 | r1 | ro |
|---------------|----|----|----|
| Register 0 | 0 | 0 | 0 |
| Register 1 | 0 | 0 | 1 |
| Register 2 | 0 | 1 | 0 |
| Register 3 | 0 | 1 | 1 |
| Register 4 | 1 | 0 | 0 |
| Register 5 | 1 | 0 | 1 |
| Register 6 | 1 | 1 | 0 |
| Register 7 | 1 | 1 | 1 |

4.3.3 Internal data memory 1-bit data designation

In the MSM80C154S/MSM83C154S, 1-bit data manipulations (test, reset, set, complement, transfer) can be executed directly between internal data memory addresses 20 thru 2FH by bit manipulation instructions. The operation of a bit reset instruction is described below as an example.

This instruction (CLR bit address) is a 2-byte 2-machine cycle instruction (see Figure 4-6). The instruction code is indicated in byte 1, and the data memory address and bit designation are indicated in byte 2. The manipulation bit is specified by the b0, b1, and b2 data in bits 0, 1, and 2 of byte 2. The b0, b1, and b2 portion is expressed in binary code which is weighted 1, 2, and 4. Combinations of this code enable any one of eight bits to be specified. The bit designation combinations are listed in able 4-4.

The data memory is addressed by bits b3, b4, b5, b6 and b7 of byte 2 with b7 being "0". These bits can be expressed in binary by 0 thru 0FH, and a total of 16 designations of the data memory are possible.

When data memory addresses are specified, the data memory bit manipulation start address 20H is added to the b3, b4, b5, and b6 binary data to obtain the data memory address.

The data memory contents specified by the above method are read by the CPU into a temporary register, the specified bit data is reset to "0" by the ALU, and the CPU returns the result to the data memory where the data were read. One bit of specified data memory is thus reset to "0".




Figure 4-6 CLR bit address bit arrangement

Table 4-4 Bit designation table

| Bit name | b2 | b1 | bo |
|----------|----|----|----|
| Bit 0 | 0 | 0 | 0 |
| Bit 1 | 0 | 0 | 1 |
| Bit 2 | 0 | 1 | 0 |
| Bit 3 | 0 | 1 | 1 |
| Bit 4 | 1 | 0 | 0 |
| Bit 5 | 1 | 0 | 1 |
| Bit 6 | 1 | 1 | 0 |
| Bit 7 | 1 | 1 | 1 |

Table 4-5 Addressing combination table

| | b7 | b6 | b5 | b4 | рз | RAM a | ddress |
|---|----|----|----|----|----|-------|--------|
| 0 | 0 | 0 | 0 | 0 | 0 | 20H | 32 |
| 1 | 0 | 0 | 0 | 0 | 1 | 21H | 33 |
| 2 | 0 | 0 | 0 | 1 | 0 | 22H | 34 |
| 3 | 0 | 0 | 0 | 1 | 1 | 23H | 35 |
| 4 | 0 | 0 | 1 | 0 | 0 | 24H | 36 |
| 5 | 0 | 0 | 1 | 0 | 1 | 25H | 37 |
| 6 | 0 | 0 | 1 | 1 | 0 | 26H | 38 |
| 7 | 0 | 0 | 1 | 1 | 1 | 27H | 39 |
| 8 | 0 | 1 | 0 | 0 | 0 | 28H | 40 |
| 9 | 0 | 1 | 0 | 0 | 1 | 29H | 41 |
| Α | 0 | 1 | 0 | 1 | 0 | 2AH | 42 |
| В | 0 | 1 | 0 | 1 | 1 | 2BH | 43 |
| С | 0 | 1 | 1 | 0 | 0 | 2CH | 44 |
| D | 0 | 1 | 1 | 0 | 1 | 2DH | 45 |
| E | 0 | 1 | 1 | 1 | 0 | 2EH | 46 |
| F | 0 | 1 | 1 | 1 | 1 | 2FH | 47 |

4.4 Special Function Registers (TCON, SCON,.... ACC, B)

4.4.1 Outline

As can be seen from the configuration shown in Table 4-6, the MSM80C154S/MSM83C154S special function registers consist of 27 8-bit registers.

Special function registers can be accessed (R/W) by either data addressing or bit addressing. All 27 registers can be specified by data addressing. 13 registers (P0, P1, P2, P3, TCON, T2CON, SCON, IE, IP, PSW, ACC, B, and IOCON) can be specified by bit addressing. If a register which does not exist at the data address is accessed when a special function register is used, the read data becomes 0FFH. And when data is written, none of the registers in the CPU are effected at all. Note, however, that since a jump is always executed when a bit test instruction which results in a relative jump at data condition "1" is executed, make sure that no instruction is executed for a register which does not exist.

Table 4-6 List of special function registers

| Register | | | | Bit ad | dress | | | | Data addasas |
|----------|----|----|----------------|--------|----------------|----|----|----------------|--------------|
| name | b7 | b6 | b ₅ | b4 | b ₃ | b2 | b1 | b ₀ | Data address |
| IOCON | FF | FE | FD | FC | FB | FA | F9 | F8 | 0F8H(248) |
| В | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 0F0H(240) |
| ACC | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 0E0H(224) |
| PSW | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0D0H(208) |
| TH2 | | | | | | | | | 0CDH(205) |
| TL2 | | | | | | | | | 0CCH(204) |
| RCAP2H | | | | | | | | | 0CBH(203) |
| RCAP2L | | | | | | | | | 0CAH(202) |
| T2CON | CF | CE | CD | CC | СВ | CA | C9 | C8 | 0C8H(200) |
| IP | BF | BE | BD | ВС | BB | ВА | В9 | В8 | 0B8H(184) |
| P3 | B7 | В6 | B5 | В4 | ВЗ | B2 | B1 | B0 | 0B0H(176) |
| IE | AF | AE | AD | AC | AB | AA | A9 | A8 | 0A8H(168) |
| P2 | A7 | A6 | A5 | A4 | А3 | A2 | A1 | A0 | 0A0H(160) |
| SBUF | | | | | | | | | 99H(153) |
| SCON | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | 98H(152) |
| P1 | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | 90H(144) |
| TH1 | | | | | | | | | 8DH(141) |
| TH0 | | | | | | | | | 8CH(140) |
| TL1 | | | | | | | | | 8BH(139) |
| TL0 | | | | | | | | | 8AH(138) |
| TMOD | | | | | | | | | 89H(137) |
| TCON | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | 88H(136) |
| PCON | | | | | | | | | 87H(135) |
| DPH | | | | | | | | | 83H(131) |
| DPL | | | | | | | | | 82H(130) |
| SP | | | | | | | | | 81H(129) |
| P0 | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | 80H(128) |

4.4.2 Special function registers

4.4.2.1 Timer mode register (TMOD)

| Nama | A -I -I | MSB | | | | | | | LSB | | | |
|--------------|---------|--|------------------------------|-------------|------------|------------|------------|-----------|----------|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| TMOD | 89H | GATE | C/T | M1 | M0 | GATE | C/T | M1 | MO | | | |
| Bit location | Flag | | | | Fun | ction | | | | | | |
| TMOD.0 | MO | M1 M0 | Timer/c | ounter 0 | mode se | etting | | | | | | |
| | | 0 0 | 8-bit tim | er/count | er with 5 | -bit preso | calar | | | | | |
| | | 0 1 | 16-bit ti | mer/cour | nter | | | | | | | |
| TMOD.1 | M1 | ├ | H | | | -bit auto | | ~ | | | | |
| | | 1 1 | 1 | | • | ed into TL | | | | | | |
| | | | and TH | 0 (8-bit) t | imer/cou | ınter. TF |) is set b | y TL0 ca | arry, | | | |
| | | İ | and TF1 is set by TH0 carry. | | | | | | | | | |
| TMOD.2 | C/T | Timer/counter 0 count clock designation control bit. | | | | | | | | | | |
| | | XTAL1.2 divided by 12 clock is the input applied to timer/counter 0 when $C/\overline{T}="0"$. | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | The external clock applied to the T0 pin is the input applied to | | | | | | | | | | |
| | | timer/counter 0 when C/T="1". | | | | | | | | | | |
| TMOD.3 | GATE | When this bit is "0", the TR0 bit of TCON (timer control register) is used to control the start and stop of timer/counter 0 counting. If | | | | | | | | | | |
| | | | | | • | | | | · | | | |
| | | | | | | ts countir | • | | | | | |
| | | | | • | | al are "1" | , and sto | ps count | ing | | | |
| TMOD 4 | MO | | | nanged to | | 44: | | | | | | |
| TMOD.4 | MO | + | | ounter 1 | | -bit preso | | | | | | |
| | | | | mer/count | | -bit prest | Jaiai | | | | | |
| TMOD.5 | M1 | + | | | | -bit auto | reloadin | | | | | |
| TWOD.5 | IVII | | <u></u> | | | n stoppe | | 9 | | | | |
| TMOD.6 | C/T | - | | | • | nation c | | | | | | |
| TWOD.0 | O/ 1 | | | | | e input a | | | unter 1 | | | |
| | | when C | | 1 Dy 12 O | OOK 13 ti1 | c input a | pplica to | 111101700 | oritor i | | | |
| | | | | ck applie | d to the | T1 pin is | the inpu | t applied | to | | | |
| | | | | when C/Ī | _ | pc | ino inpu | Сарриоа | | | | |
| TMOD.7 | GATE | | | | | f TCON is | s used to | control | the | | | |
| | | | | timer/co | | | | | | | | |
| | | | • | | | arts coun | ting whe | n both th | ne TR1 | | | |
| | | | | | | gnal are | - | | | | | |
| | | | | nanged to | - | - | | • | - | | | |

4.4.2.2 Power control register (PCON)

| | | MSB | | | | | | | LSB | | | | |
|--------------|---------|--|--|------------|------------|--------------|------------|-------------|-----------|--|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PCON | 87H | SMOD | HPD | RPD | _ | GF1 | GF0 | PD | IDL | | | | |
| Bit location | Flag | | | | Fun | ction | | | | | | | |
| PCON.0 | IDL | IDLE mo | ode set v | when this | bit is se | et to "1". (| CPU ope | rations a | ire | | | | |
| | | stopped | when II | DLE mod | e is set, | but XTAI | ∟1.2, time | er/counte | ers 0, 1, | | | | |
| | | and 2, th | ne interr | upt circui | ts, and s | erial por | t remain | active. II | DLE | | | | |
| | | mode is | cancelle | ed when | the CPU | is reset | or when | an interr | upt is | | | | |
| | | generate | | | | | | | | | | | |
| PCON.1 | PD | | PD mode set when this bit is set to "1". CPU operations and | | | | | | | | | | |
| | | | XTAL1.2 are stopped when PD mode is set. PD mode is cancelled | | | | | | | | | | |
| | | | when the CPU is reset or when an interrupt is generated. | | | | | | | | | | |
| PCON.2 | GF0 | | User flag. Testing this flag when IDLE mode is cancelled by an interrupt shows whether the interrupt is a normal interrupt or an | | | | | | | | | | |
| | | | | | | rupt is a i | normal in | iterrupt c | r an | | | | |
| DCON 2 | 054 | IDLE mode release interrupt. User flag. Testing this flag when PD mode is cancelled by an | | | | | | | | | | | |
| PCON.3 | GF1 | | User flag. Testing this flag when PD mode is cancelled by an | | | | | | | | | | |
| | | interrupt shows whether the interrupt is a normal interrupt or a PD | | | | | | | | | | | |
| PCON.4 | | | mode release interrupt. Reserved bit. The output data is "1" if the bit is read. | | | | | | | | | | |
| PCON.5 | RPD | | | • | | | wer dow | | (IDLE | | | | |
| 1 0011.0 | Tu B | | | ıpt signa | | о о ро | wor dow | ii iiiodo i | (1022 | | | | |
| | | 1 | - | | | celled by | y interrup | ot signal i | f | | | | |
| | | | | | | - | able regi | - | | | | | |
| | | bit is "0" | | | , , | • | J | , | | | | | |
| | | If the int | errupt fla | ag is set | to "1" by | an interi | rupt requ | est signa | al when | | | | |
| | | this bit is | s "1" (ev | en if inte | rrupt is d | lisabled), | the prog | gram is e | xecuted | | | | |
| | | from the | next ad | dress of | the pow | er down | mode se | tting inst | ruction. | | | | |
| | | The flag | is reset | to "0" by | softwar | e. | | | | | | | |
| PCON.6 | HPD | The har | d power | down se | tting mo | de is ena | bled whe | en this bi | t is set | | | | |
| | | to "1". | | | | | | | | | | | |
| | | | | - | | _ | al applie | | HPDI | | | | |
| | | | - | - | | | en this b | | | | | | |
| | | | | | opped an | d the sys | stem is p | ut into ha | ard | | | | |
| P00117 | 01/05 | power d | | | | | 0 11 1 | 1.26.1 | | | | | |
| PCON.7 | SMOD | | | • | | | or 3, this | | | | | | |
| | | | | | - | - | on clock | | - | | | | |
| | | | | | • | • | sing. And | | | | | | |
| | | "1", the serial port operation clock is normal for faster processing. | | | | | | | | | | | |

4.4.2.3 Timer control register (TCON)

| Name | A -1 -1 | MSB | | | | | | | LSB | | | | | | | |
|--------------|---------|--|------------|------------|------------|------------|------------|---|-----------|--|--|--|--|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | |
| TCON | 88H | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | | | | | | | |
| Bit location | Flag | | | | Fund | ction | | | | | | | | | | |
| TCON.0 | IT0 | Externa | l interrup | t 0 signa | ıl used in | level de | tect mod | le when t | his bit | | | | | | | |
| | | is "0", a | nd in trig | ger dete | ct mode | when "1" | ' - | | | | | | | | | |
| TCON.1 | IE0 | Interrup | t request | t flag for | external | interrupt | 0. | | | | | | | | | |
| | | Bit is re | set autor | matically | when int | errupt is | serviced | l. | | | | | | | | |
| | | Bit can | be set ar | nd reset l | by softwa | are when | IT0="1". | • | | | | | | | | |
| TCON.2 | IT1 | Externa | l interrup | t 1 signa | ıl used in | level de | tect mod | le when t | his bit | | | | | | | |
| | | is "0",and in trigger detect mode when "1". | | | | | | | | | | | | | | |
| TCON.3 | IE1 | Interrupt request flag for external interrupt 1. | | | | | | | | | | | | | | |
| | | Bit is reset automatically when interrupt is serviced. | | | | | | | | | | | | | | |
| | | Bit can | be set ar | nd reset b | oy softwa | are when | IT1="1". | | | | | | | | | |
| TCON.4 | TR0 | Countin | g start a | nd stop c | control bi | t for time | r/counte | r 0. | | | | | | | | |
| | | Timer/c | ounter 0 | starts co | unting w | hen this | bit is "1" | , and sto | ps | | | | | | | |
| | | counting | g when " | 0". | | | | | | | | | | | | |
| TCON.5 | TF0 | Interrup | t request | t flag for | timer inte | errupt 0. | | | | | | | | | | |
| | | Bit is re | set autor | natically | when int | errupt is | serviced | l. Bit is se | et to "1" | | | | | | | |
| | | when ca | arry signa | al is gene | erated fro | m timer/ | counter | 0. | | | | | | | | |
| TCON.6 | TR1 | Countin | g start a | nd stop c | control bi | t for time | r/counte | r 1. | | | | | | | | |
| | | Timer/c | ounter 1 | starts co | unting w | hen this | bit is "1" | , and sto | ps | | | | | | | |
| | | counting | g when " | 0". | | | | | | | | | | | | |
| TCON.7 | TF1 | Interrup | t request | t flag for | timer inte | errupt 1 . | | | | | | | | | | |
| | | Bit is re | set autor | matically | when int | errupt is | serviced | l. Bit is se | et to "1" | | | | | | | |
| | | when ca | arry signa | al is gene | erated fro | m timer/ | counter/ | Bit is reset automatically when interrupt is serviced. Bit is set to "1" when carry signal is generated from timer/counter 1. | | | | | | | | |

4.4.2.4 Serial port control register (SCON)

| | | MSB | | | | | | | LSB | | | |
|--------------|---------|--|---|------------|------------|------------|------------|------------|-----------|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| SCON | 98H | SM0 | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | | | |
| Bit location | Flag | | | | Fun | ction | | | | | | |
| SCON.0 | RI | "End of | serial po | rt recept | ion" inte | rupt requ | uest flag. | This flag | g must | | | |
| | | be rese | t by softv | vare duri | ng interr | upt servi | ce routin | e. | | | | |
| | | This flag | g is set a | fter the e | eighth bit | of data h | nas been | receive | d when | | | |
| | | in mode | 0, or by | the STC | P bit wh | en in any | other m | ode. In r | mode 2 | | | |
| | | or 3, ho | wever, R | I is not s | et if the | RB8 data | a is "0" w | ith SM2= | ="1". RI | | | |
| | | is set if | STOP bi | t is recei | ved whe | n SM2=" | 1" in mod | de 1. | | | | |
| SCON.1 | TI | "End of | serial po | rt transn | nission" i | nterrupt | request f | lag. This | flag | | | |
| | | must be | reset by | / softwar | e during | interrupt | service | routine. 7 | This flag | | | |
| | | is set af | is set after the eighth bit of data has been sent when in mode 0, or after the last bit of data has been sent when in any other mode. | | | | | | | | | |
| | | after the last bit of data has been sent when in any other mode. | | | | | | | | | | |
| SCON.2 | RB8 | | The ninth bit of data received in mode 2 or 3 is passed to RB8. | | | | | | | | | |
| | | | The Ninth bit of data received in mode 2 or 3 is passed to RB8. The STOP bit is applied to R88 if SM2="0" when in mode 1. RB8 | | | | | | | | | |
| | | cannot l | be used | in mode | 0. | | | | | | | |
| SCON.3 | TB8 | | | | the ninth | | | mode 2 o | or 3. | | | |
| | | | | | set in TE | 38 by sof | tware. | | | | | |
| SCON.4 | REN | | | e contro | | | | | | | | |
| | | | • | en REN | | | | | | | | |
| | | <u> </u> | | | REN="1 | | | | | | | |
| SCON.5 | SM2 | | | | d data is | | | | 2 or 3, | | | |
| | | | | | nal is no | | • | | | | | |
| | | | | • | on" signa | | he RI fla | g if the S | STOP bit | | | |
| 000110 | | | <u> </u> | 1 | in mode | 1. | | | | | | |
| SCON.6 | SM1 | SM0 | | MODE | 4 | | | | | | | |
| | | 0 | 0 | i 0 | 1 | ft registe | | | | | | |
| 00017 | 0140 | ļ 0 | ¦ 1 | ¦ 1 ¦ | 1 | RT varia | | | | | | |
| SCON.7 | SM0 | 1 | 0 | 2 | i | | XIAL1, | 1/64 XT | AL1 | | | |
| | | | | | baud ra | | | | | | | |
| | | 1 | 1 | 3 | 9-bit UA | RT varia | ibie baud | rate | | | | |

4.4.2.5 Interrupt enable register (IE)

| | | MSB | | | | | | | LSB | | | | |
|--------------|---------|-----------|--|-------------|-------------|-----------|-----------|--------|------------|--|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| IE | 0A8H | EA | _ | ET2 | ES | ET1 | EX1 | ET0 | EX0 | | | | |
| Bit location | Flag | | | • | Fund | ction | • | | | | | | |
| IE.0 | EX0 | Interrup | t control | bit for ex | ternal in | terrupt 0 | | | | | | | |
| | | Interrup | t disable | d when b | oit is "0". | | | | | | | | |
| | | Interrup | t enable | d when b | oit is "1". | | | | | | | | |
| IE.1 | ET0 | Interrup | t control | bit for tir | ner interr | upt 0. | | | | | | | |
| | | Interrup | terrupt disabled when bit is "0". | | | | | | | | | | |
| | | Interrup | nterrupt enabled when bit is "1". | | | | | | | | | | |
| IE.2 | EX1 | Interrup | nterrupt control bit for external interrupt 1 . | | | | | | | | | | |
| | | Interrup | nterrupt disabled when bit is "0". | | | | | | | | | | |
| | | Interrup | t enable | d when b | oit is "1". | | | | | | | | |
| IE.3 | ET1 | Interrup | t control | bit for tin | ner interr | upt 1. | | | | | | | |
| | | Interrup | t disable | d when b | oit is "0". | | | | | | | | |
| | | Interrup | t enable | d when b | oit is "1". | | | | | | | | |
| IE.4 | ES | Interrup | t control | bit for se | rial port. | | | | | | | | |
| | | Interrup | t disable | d when b | oit is "0". | | | | | | | | |
| | | Interrup | t enable | d when b | oit is "1". | | | | | | | | |
| IE.5 | ET2 | Interrup | t control | bit for tin | ner interr | upt 2. | | | | | | | |
| | | Interrup | t disable | d when b | oit is "0". | | | | | | | | |
| | | Interrup | t enable | d when b | oit is "1". | | | | | | | | |
| IE.6 | _ | Reserve | Reserved bit. The output data is "1" if the bit is read. | | | | | | | | | | |
| IE.7 | EA | Overall | interrupt | control b | oit. | | | | | | | | |
| | | All inter | All interrupts are disabled when bit is "0". | | | | | | | | | | |
| | | All inter | upts are | enabled | l/disable | d by IE.0 | thru IE.5 | when b | it is "1". | | | | |

4.4.2.6 Interrupt priority register (IP)

| Name | \ ddrooo | MSB | | | | | | | LSB | | | |
|--------------|----------|--|---|-------------|-------------|------------|------------|-----------|--------|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| IP | 0B8H | PCT | _ | PT2 | PS | PT1 | PX1 | PT0 | PX0 | | | |
| Bit location | Flag | | | | Fund | ction | | | | | | |
| IP.0 | PX0 | Interrup | t priority | bit for ex | ternal in | terrupt 0 | • | | | | | |
| | | Priority | is assign | ed when | bit is "1' | ' . | | | | | | |
| IP.1 | PT0 | Interrup | nterrupt priority bit for timer interrupt 0. | | | | | | | | | |
| | | Priority | Priority is assigned when bit is "1". | | | | | | | | | |
| IP.2 | PX1 | Interrup | nterrupt priority bit for external interrupt 1. | | | | | | | | | |
| | | Priority | Priority is assigned when bit is " 1 ". | | | | | | | | | |
| IP.3 | PT1 | Interrup | nterrupt priority bit for timer interrupt 1 . | | | | | | | | | |
| | | Priority | Priority is assigned when bit is "1". | | | | | | | | | |
| IP.4 | PS | Interrup | t priority | bit for se | rial port. | | | | | | | |
| | | Priority | is assign | ed when | bit is "1' | ' . | | | | | | |
| IP.5 | PT2 | Interrup | t priority | bit for tin | ner interr | upt 2. | | | | | | |
| | | Priority | is assign | ed when | bit is "1' | ' . | | | | | | |
| IP.6 | | Reserve | ed bit. Th | e output | data is " | 1" if the | bit is rea | d. | | | | |
| IP.7 | PCT | Priority | interrupt | circuit co | ontrol bit. | | | | | | | |
| | | The price | rity regis | ster conte | ents are | valid and | l priority | assigned | | | | |
| | | interrupts can be processed when this bit is "0". When the bit is | | | | | | | | | | |
| | | "1", the | priority i | nterrupt o | circuit is | stopped, | and inte | rrupts ca | n only | | | |
| | | "1", the priority interrupt circuit is stopped, and interrupts can only be controlled by the interrupt enable register (IE). | | | | | | | | | | |

4.4.2.7 Program status word register (PSW)

| | | MSB | | | | | | | LSB | | |
|--------------|---------|--|--|-------------|-------------|------------|------------|-------------|----------|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PSW | 0D0H | CY | AC | F0 | RS1 | RS0 | OV | F1 | Р | | |
| Bit location | Flag | | | | Fun | ction | | | | | |
| PSW.0 | Р | Accumu | lator (AC | CC) parity | y indicate | or. | | | | | |
| | | "1" whe | en the "1" | " bit num | ber in th | e accumi | ulator is | an odd n | umber, | | |
| | | and "0" | when an | even nu | ımber. | | | | | | |
| PSW.1 | F1 | User fla | g which | may be s | set to "0" | or "1" as | desired | by the u | ser. | | |
| PSW.2 | OV | Overflov | w flag wh | nich is se | t if the ca | arry C6 fr | om bit 6 | of the A | LU or | | |
| | | CY is "1 | " as a re | sult of ar | n arithme | etic opera | ation. The | e flag is a | also set | | |
| | | to "1" if | the resul | Itant prod | duct of a | multiplica | ation inst | truction (| MUL | | |
| | | AB) is g | AB) is greater than 0FFH, but is reset to "0" if the product is less | | | | | | | | |
| | | than or equal to 0FFH. | | | | | | | | | |
| PSW.3 | RS0 | RAM re | RAM register bank switch | | | | | | | | |
| | | RS ² | 1 | RS0 | В | ANK | RAI | M ADDRI | ESS | | |
| | | 0 | | 0 | | 0 | C | 0H – 07 | H | | |
| PSW.4 | RS1 | 0 | | 1 | | 1 | 0 | 8H – 0F | Н | | |
| | | 1 | | 0 | | 2 | 1 | 0H – 17 | H | | |
| | | 1 | | 1 | | 3 | | 8H – 1F | | | |
| PSW.5 | F0 | User fla | g which | ma be se | et to "0" o | or "1" as | desired b | by the us | er. | | |
| PSW.6 | AC | 1 | y carry fla | U | | | | | | | |
| | | 1 | | | - | is genera | | | | | |
| | | ALU as | a result | of execu | ting an a | rithmetic | operation | n instruc | tion. In | | |
| | | all other cases, the flag is reset to "0". | | | | | | | | | |
| PSW.7 | CY | Main carry flag. | | | | | | | | | |
| | | This flag is set to "1" if a carry C7 is generated from bit 7 of the | | | | | | | | | |
| | | | | | - | rithmetic | operation | n instruc | tion. In | | |
| | | all other | cases, t | the flag is | s reset to | o "0". | | | | | |

4.4.2.8 I/O control register (IOCON)

| | | MSB | | | | | | | LSB | | |
|--------------|---------|--|-------------|-------------|-------------|------------|-------------|-------------|----------|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| IOCON | 0F8H | _ | T32 | SERR | IZC | P3HZ | P2HZ | P1HZ | ALF | | |
| Bit location | Flag | | | | Fund | ction | | | | | |
| IOCON.0 | ALF | If CPU p | ower do | wn mode | e (PD, H | PD) is ac | tivated v | vith this b | it set | | |
| | | to "1", th | ne outpu | ts from p | orts 0, 1, | 2, and 3 | 3 are swi | tched to | floating | | |
| | | status. | | | | | | | | | |
| | | When this bit is "0", ports 0, 1, 2, and 3 are in output mode. | | | | | | | | | |
| IOCON.1 | P1HZ | Port 1 becomes a high impedance input port when this bit is "1". | | | | | | | | | |
| IOCON.2 | P2HZ | Port 2 becomes a high impedance input port when this bit is "1". | | | | | | | | | |
| IOCON.3 | P3HZ | Port 3 b | ecomes | a high in | npedance | e input p | ort when | this bit is | s "1". | | |
| IOCON.4 | IZC | The 10 | kohm pu | II-up resi | stance fo | or ports 1 | , 2, and | 3 is swite | ched off | | |
| | | when th | is bit is " | 1", leavin | g only th | e 100 ko | hm pull-ı | up resista | ince. | | |
| IOCON.5 | SERR | Serial p | ort recep | tion erro | r flag. | | | | | | |
| | | This flag | g is set to | o "1" if ar | overrun | or frami | ng error | is genera | ated | | |
| | | when da | ata is rec | eived at | a serial p | ort. The | flag is re | eset by so | ftware. | | |
| IOCON.6 | T32 | Timer/co | ounters (| 0 and 1 a | re conne | ected ser | ially to fo | orm a 32- | bit | | |
| | | timer/co | unter wh | nen this b | it is set t | o "1". TF | 1 of TC | ON is set | if a | | |
| | | carry is generated in the 32-bit timer/counter. | | | | | | | | | |
| IOCON.7 | _ | The output data is "0" if the bit is read. | | | | | | | | | |
| | | This bit | should n | ot be set | to "1". | | | | | | |

4.4.2.9 Timer 2 control register (T2CON)

| | A 1.1 | MSB | | | | | | | LSB | | | |
|--------------|---------|---|--|-------------|-----------|-------------|------------|------------|----------------|--|--|--|
| Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| TMOD | 0C8H | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 | | | |
| Bit location | Flag | | | | Fun | ction | | | | | | |
| T2CON.0 | CP/RL2 | Capture | mode is | set whe | n TCLK+ | RCLK=" | 0" and C | P/RL2 16 | S-bit | | | |
| | | auto rele | oad mod | e is set w | hen TCl | K+RCL | <="0" and | d CP/RL2 | <u>2</u> ="0". | | | |
| | | CP/RL2 | is ignore | ed when | TCLK+R | CLK="1" | | | | | | |
| T2CON.1 | C/T2 | Timer/c | ounter 2 | count clo | ock desig | gnation c | ontrol bit | : . | | | | |
| | | The inte | ernal cloc | ks (XTA | L1·2÷12, | XTAL1 | 2÷2) are | used wh | en this | | | |
| | | bit is "0' | bit is "0", and the external clock applied to the T2 pin is passed to | | | | | | | | | |
| | | timer/co | timer/counter 2 when the bit is "1". | | | | | | | | | |
| T2CON.2 | TR2 | Timer/c | Timer/counter 2 counting start and stop control bit. | | | | | | | | | |
| | | Timer/c | ounter 2 | commen | ices coui | nting whe | en this bi | t is "1" a | nd | | | |
| | | stops co | ounting v | vhen "0". | | | | | | | | |
| T2CON.3 | EXEN2 | T2EX tii | T2EX timer/counter 2 external control signal control bit. Input of the | | | | | | | | | |
| | | T2EX signal is disabled when this bit is "0", and enabled when "1". | | | | | | | | | | |
| T2CON.4 | TCLK | Serial port transmit circuit drive clock control bit. | | | | | | | | | | |
| | | | | | | ud rate g | | | | | | |
| | | | | | | carry sigr | | | | | | |
| | | | | | | r, that the | - | | - | | | |
| | | use the | timer/co | unter 2 c | arry sign | al in seri | al port m | odes 1 a | nd 3. | | | |
| T2CON.5 | RCLK | | | | | ck contro | | | | | | |
| | | | | | | ud rate g | | | | | | |
| | | 1 | | | | carry sigr | | | | | | |
| | | | | | | , that the | | | | | | |
| | | use the | timer/co | unter 2 c | arry sign | al in seri | al port m | odes 1 a | nd 3. | | | |
| T2CON.6 | EXF2 | 1 | | external | - | | | | | | | |
| | | 1 | | | | X timer/o | | | | | | |
| | | | | | | m "1" to | | | | | | |
| | | | | | | rupt 2 re | | | 1 | | | |
| | | | | | | reset to " | 0" by so | ftware. | | | | |
| T2CON.7 | TF2 | | | carry flag | - | | | | | | | |
| | | | | • | | nal wher | timer/co | ounter 2 | is in 16- | | | |
| | | | | node or in | • | | | | | | | |
| | | | | | | rupt 2 re | | | 1 | | | |
| | | interrup | t is gene | rated, it ı | must be | reset to " | 0" by so | ftware. | | | | |

4.5 Timer/Counters 0, 1 and 2

4.5.1 Outline

Timer/counters 0, 1 and 2 are all equipped with 16-bit binary up-counting and Read/Write functions, and can be operated independently.

All control of timer/counters 0 and 1 is handled by the timer control register (TCON 88H) and the timer mode register (TMOD 89H). And both timer/counters can be set independently to modes 0 thru 3 for a diversity of applications.

Timer/counters 0 and 1 can be operated by an external clock applied to the T0 and T1 pins (if external clock mode has been set) during soft power down mode (PD) and hard power down mode (HPD) where XTAL1·2 are stopped. Therefore, CPU power down mode can be cancelled by generating a timer/counter carry signal.

Timer/counter 2 can be fully controlled by timer 2 control register (T2CON 0C8H). There are three operational modes for a wide range of applications. Note that counting is stopped when XTAL1.2 are stopped.

4.5.2 Timer/counters 0 and 1

4.5.2.1 Outline

Timer/counters 0 and 1 are both equipped with a 16-bit binary counting function which can be operated independently.

All control of timer/counters 0 and 1 is handled by the timer control register (TCON) and the timer mode register (TMOD). And both timer/counters can be set independently to modes 0 thru 3 for a diversity of applications. The overall control circuit for timer/counters 0 and 1 is outlined in Figure 4-7 (excluding timer mode 3).

4.5.2.2 Timer/counter 0 and 1 counting control

Counting start and stop in timer/counters 0 and 1 is controlled by bit 4, TR0, and bit 6, TR1, in the timer control register (TCON 88H) as indicated in Table 4-7.

TR0 controls timer/counter 0, and TR1 controls timer/counter 1. Timer/counter operation is stopped when the bit data is "0", and enabled when "1".

| | Tim | er 1 | Timer 0 | | | | | |
|------|-----|------|---------|-----|-----|-----|-----|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Flag | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 |
| Set | | • | | • | | | | |

Table 4-7 Timer control register (TCON 88H)




Figure 4-7 Overall clock input control circuit for timer/counters 0 and 1

4.5.2.3 Timer/counter 0 and 1 count clock designation

Designation of count clock inputs to timer/counters 0 and 1 is controlled by bit 2 and 6, C/\overline{T} , in the timer mode register (TMOD 89H).

Timer/counter 0 is controlled by bit 2, C/\overline{T} , and timer/counter 1 is controlled by bit 6, C/\overline{T} . The internal clock is passed to the timer/counter when the C/\overline{T} bit is "0". This internal clock is the result of dividing XTAL1·2 by 12. The S3 timing signal (see Figure 2-9) becomes the clock.

The external clock is applied to the timer/counter when the C/\overline{T} bit is "1". The external clock applied to the T0 pin serves as the timer/counter 0 input, while the external clock applied to the T1 pin serves as the timer/counter 1 input.

Table 4-8 Timer mode register (TMOD 89H)

| | | Tim | er 1 | | | Tim | er 0 | |
|------|------|-----|------|----|------|-----|------|----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Flag | GATE | C/T | M1 | MO | GATE | C/T | M1 | MO |
| Set | | • | | | | • | | |

4.5.2.3.1 External clock detector circuit for timer/counters 0 and 1

The detector circuit shown in Figure 4-8 is inserted between the timer/counters and the external clock pin.

This detector circuit operates in the following way. When the external clock applied to the T0 and T1 pins is changed from "1" to "0" level, that clock is fetched by F/Fl, and is then passed to F/F2 when the S5 timing signal appears. This F/F2 output is subsequently ANDed (logical product) with the S3 timing signal to form the timer/counter clock signal which then serves as the F/Fl reset signal. The reset F/Fl then waits for the next external clock. The "0" and "1" signal cycle widths of the respective external clocks applied to the T0 and T1 pins must have a minimum of period 12 times (12T) the XTAL1·2 oscillator clock cycle T. However, when the CPU is in PD mode or HPD mode the external clock applied to the T0 and T1 pins is input to timer/counters 0 and 1 directly. The operational time chart for this detector circuit is outlined in Figure 4-9.




Figure 4-8 T0 and T1 external clock detector circuit




Figure 4-9 Detector circuit operational time chart

4.5.2.4 Counting control of timer/counters 0 and 1 by INT pin

In addition to control by TR0 and TR1 bits of timer control register (TCON), timer/counter 0 and 1 counting start and stop can also be controlled by the signal level applied to the external interrupt pin in accordance with the GATE data values of bits 3 and 7 in the timer mode register (TMOD 89H) indicated in Table 4-9.

Timer/counter 0 is controlled by the bit 3, GATE bit. When the GATE bit is "0", counting is started and stopped only by TR0.

When the GATE bit is "1", counting in timer/counter 0 is enabled if the TR0 bit and INT0 pin input signal are both "1". Counting is subsequently stopped if either is changed to "0" level. Timer/counter 1 is controlled by the bit 7, GATE bit, the functional operation being the same as timer/counter 0. The GATE - INT timer/counter counting control circuit is outlined in Figure 4-10, and the control table is given in Table 4-10.

| | | Timer 1 Timer 0 | | | | | | |
|------|------|-----------------|----|----|------|-----|----|----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Flag | GATE | C/T | M1 | MO | GATE | C/T | M1 | MO |
| Set | • | | | | • | | | |

Table 4-9 Timer mode register (TMOD 89H)




Figure 4-10 $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ timer/counter start/stop control circuit

Table 4-10 GATE-INT-TR timer/counter control tables

| | | 7 | IMER | 0 | |
|------|---|---|------|---|---|
| GATE | 0 | 0 | 1 | 1 | 1 |
| TR0 | 0 | 1 | 0 | 1 | 1 |
| ĪNT0 | × | × | 0 | 0 | 1 |
| RUN | | • | | | • |
| STOP | • | | • | • | |

| | | 7 | IMER | 1 | |
|------|---|---|------|---|---|
| GATE | 0 | 0 | 1 | 1 | 1 |
| TR1 | 0 | 1 | 0 | 1 | 1 |
| ĪNT1 | × | × | 0 | 0 | 1 |
| RUN | | • | | | • |
| STOP | • | | • | • | |

4.5.2.5 Timer/counters 0/1 timer modes

4.5.2.5.1 Outline

The timer/counter 0 and 1 timer modes are set by combinations of M0 and M1 bit data in the timer mode register (TMOD 89H) shown in Table 4-11. The timer modes which can be set are 0, 1, 2, and 3.

Timer/counter 0 modes are specified by M0 and M1 of bits 0 and 1, and timer/counter 1 modes are specified by M0 and M1 of bits 4 and 5.

TIMER COUNTER 1 TIMER COUNTER 0 7 6 3 2 Bit 5 4 0 C/T Flag C/T **GATE** M1 M0 GATE M1 M0 Set • • •

•

Table 4-11 Timer mode register (TMOD 89H)

4.5.2.5.2 Mode 0

| M1 | MO | | |
|----|----|--|--|
| 0 | 0 | | |

In mode 0, timer/counters 0 and 1 both become 13-bit timer/counters by the circuit connection shown in Figures 4-11 and 4-12. TL0 and TL1 in timer/counters 0 and 1 serve as the counter for the five lower bits, and TH0 and TH1 serve as the counter for the eight upper bits.

TF0 of TCON is set by the timer/counter 0 carry signal, and TF1 of TCON is set by the timer/ counter 1 carry signal. Note that the timer/counter 1 carry signal can also be used as the serial port transmission/reception clock.

Although the three upper bits of TL0 and TL1 are operative, they are invalid as signals.




Figure 4-11 Timer/counter 0 mode 0




Figure 4-12 Timer/counter 1 mode 0

4.5.2.5.3 Mode 1

| M1 | MO | | |
|----|----|--|--|
| 0 | 1 | | |

In mode 1, timer/counters 0 and 1 both become 16-bit timer/counters by the circuit connection shown in Figures 4-13 and 4-14.

TL0 and TL1 in timer/counters 0 and 1 serve as the counter for the eight lower bits, and TH0 and TH1 serve as the counter for the eight upper bits.

TL0 is set by the timer/counter 0 carry signal, and TF1 is set by the timer/counter 1 carry signal. Again note that the timer/counter 1 carry signal can also be used as the serial port transmission/reception clock.




Figure 4-13 Timer/counter 0 model




Figure 4-14 Timer/counter 1 model

4.5.2.5.4 Mode 2

| M1 | MO | | |
|----|----|--|--|
| 1 | 0 | | |

In mode 2, timer/counters 0 and 1 both become 8-bit timer/counters with 8-bit auto reloader registers by the circuit connection shown in Figures 4-15 and 4-16. TH0 and TH1 in timer/counters 0 and 1 serve as the 8-bit auto reloader section, and TL0 and TL1 serve as the timer/counter section

If a carry signal is generated by the 8-bit timer/counter TL0 and TL1, the respective auto reloader register data is preset into the timer/counter, and counting proceeds from the preset value.

TF0 is set by the timer/counter 0 carry signal, and TF1 is set by the timer/counter 1 carry signal. Note that the timer/counter 1 carry signal can also be used as the serial port transmission/reception clock.




Figure 4-15 Timer/counter 0 mode 2




Figure 4-16 Timer/counter 1 mode 2

4.5.2.5.5 Mode 3

| M1 | MO | | |
|----|----|--|--|
| 1 | 1 | | |

In mode 3, timer/counter 0 TL0 and TH0 become independent 8-bit timer/counters by the circuit connection shown in Figure 4-17. Timer/counter 1 does not operate when mode 3 is set. The TL0 8-bit timer/counter is controlled in the same way as the regular timer/counter 0, TF0 being set if a carry signal is generated by TL0.

The TH0 8-bit timer/counter is controlled only by TR1, and the control only covers count starting and stopping. TF1 is set by a carry signal generated by TH0.

When timer/counter 0 is set to mode 3, timer/counter 1 can operate in modes 0, 1, or 2, and be used by the serial port clock. Control of timer/counter 1 count starting and stopping in this case is handled between operating mode and mode 3. If mode 3 is set, the timer/counter 1 counting operation is stopped.




Figure 4-17 Timer/counter 0 mode 3

4.5.2.5.6 32-bit timer mode

When "1" is set in bit 6 (T32) of the I/O control register (IOCON 0F8H), timer/counters 0 and 1 are connected serially as indicated in Figure 4-18 to become a 32-bit timer/counter.

This 32-bit timer/counter is started by the following procedure. First, "0" is set in TR0, TR1, TF0, and TF1 of the timer control register (TCON 88H) to stop the timer/counter and reset the timer flag.

Next timer/counter preset data values are set in timer/counters 0 and 1, and a counter clock designation is set in bit 2 (C/\overline{T}) of the timer mode register (TMOD 89H).

If "1" is then set in bit 6 (T32) of the 1/0 control register (IOCON 0F8H) after completing the above procedure, the 32-bit timer/counter is established and counting is commenced. This 32-bit timer/counter is especially useful in cancelling CPU power down mode. (See power down mode cancellation.)




Figure 4-18 32-bit timer/counter

4.5.2.5.7 Caution about use of timer counters 0 and 1

Since the internal clock stops operation during soft power down mode (PD), the auto-reload operation is not executed if timer/counters 0 and 1 are set to mode 2 or mode 3.

If the power down mode is to be cancelled by the timer, timer/counters 0 and 1 must be set to mode 0 or mode 1.

When timers 0 and 1 are set to external clock mode, the external clock is taken in as shown in Figure 4-19 and the power down mode can be cancelled through the overflow of the timer. If the external interrupt occurs when the T0 or T1 pin goes to "1" level and the soft power down mode (PD) is cancelled, the gate output (A) changes from "1" level to "0" level and the counter is incremented by 1.

In addition, "Q" of F/F1 is set on the trailing edge of T0 or T1.

Thus, the counter is incremented by additional 1.

The same event occurs not only by the external interrupt but also by the overflow of the timer. This is because the overflow signal of the timer is made up of the timer count value "FF" and the clock input signal "AND". Therefore, the timer interrupt occurs when the T0 or T1 pin goes to "1" level, and the power down mode is cancelled and the counter is incremented by additional 1.

In cancelling the soft power down mode with the external interrupt, if the timer is set to external clock mode, the T0 or T1 pin must be set to "0" level. If the T0 or T1 pin is at "1" level or if the power down mode is cancelled by the overflow of the timer, the timer must be reset or the counter must be decremented by 1.




Figure 4-19 T0, T1 external clock detector circuit

4.5.2.5.8 Caution about use of timer counters 0 and 1 when setting software power down mode

When setting sofware power down mode, if the value of a timer counter by which a timer interrupt is set is immediately before overflow, the software power down mode can not be set.

(Example)

Timer 0 is in mode 1 of external clock. Content of timer 0 is "FF". Interrupt by timer 0 is enabled. TO pin is "1".

If the above conditions all are established, the sofware power down mode cannot be set. This is because the AND output, shown as (A) of Fig. 4-19, becomes "1" when the software power down mode is set and timer interrupt is generated.

In this case, set the software power down mode after setting the TO pin to "0".

4.5.3 Timer/counter 2

4.5.3.1 Outline

Timer/counter 2 is equipped with 16-bit binary counting and Read/Write functions. This timer/counter is controlled entirely by timer 2 control register (T2CON 0C8H).

The operating modes are 16-bit auto reload mode, capture mode, and baud rate generator mode. Modes are specified by T2CON RCLK, TCLK, and CP/RL2 bits combinations.

The internal or external clock applied to the timer/counter 2 is specified by the C/T2 bit. And starting and stopping of timer/counter 2 counting is controlled by the TR2 bit. Note that timer/counter 2 counting is stopped in CPU power down mode where XTAL1.2 are stopped.

4.5.3.2 Timer 2 control register (T2CON)

The timer 2 control register (T2CON 0C8H) consists of the timer/counter 2 control bits, timer 2 internal flag (TF2), and timer 2 external flag (EXF2). The T2CON contents are outlined in Table 4-12.

Table 4-12 Timer 2 control register (T2CON 0C8H)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|------|------|------|-------|-----|------|--------|
| Flag | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 |

 $\label{eq:cp-rel} \mathsf{CP}/\overline{\mathsf{RL2}} \;\; : \quad \mathsf{Capture} \; \mathsf{mode} \; \mathsf{is} \; \mathsf{set} \; \mathsf{when} \; \mathsf{TCLK+RCLK=0} \; \mathsf{and} \; \mathsf{CP}/\overline{\mathsf{RL2}} = \mathsf{1}. \; \mathsf{The} \; \mathsf{timer/counter}$

2 contents are passed to the capture register (RCAP2L/RCAP2H) when the level o the signal applied to the T2EX pin (bit 1 of port 1) is changed from "1" to "0" with EXEN2-1.

16-bit auto reload mode is set when TCLK+RCLK=0 and CP/RL2=0. The CP/

RL2 data is ignored when TCLK+RCLK=1.

C/T2 : Timer/counter 2 clock input designation bit

Timer/counter 2 clock input designation bit. The internal clock is specified when this bit is "0" and the external clock is

specified when "1".

TR2 : Timer/counter 2 counting start and stop control bit.

Timer/counter 2 operation is stopped when this bit is "0", and enabled when "1"

EXEN2 : The T2EX pin control bit. The signal applied to the T2EX pin is invalid when this

bit is "0", and valid when "1".

TCLK : Serial port transmit clock control bit. When this bit is set to "1", timer/counter 2 is set to 16-bit auto reload operation mode, and the timer/counter 2 carry signal

activates the serial port transmit circuit. This clock is only valid when serial port

mode 1 or 3 has been set.

RCLK : Serial port receive clock control bit. When this bit is set to "1", timer/counter 2

is set to 16-bit auto reload operation mode, and the timer/counter 2 carry signal

activates the serial port receive circuit.

This clock is only valid when serial port mode 1 or 3 has been set.

EXF2: Timer/counter 2 external flag bit which is set when the T2EX pin level (bit 1 of port 1) is changed from "1" to "0" at EXEN2=1. This flag serves as the timer interrupt 2 request signal. When an interrupt is generated, this flag must be reset to "0" by software.

TF2 : Timer/counter 2 internal flag bit which is set when a carry signal is generated by timer/counter 2 in 16-bit auto reload mode or capture mode. This flag serves as the timer interrupt 2 request signal. When an interrupt is generated, this flag must be reset to "0" by software.

4.5.3.3 Timer/counter 2 operation modes

Timer/counter 2 operation modes are set by combinations of the CP/RL2, TCLK, and RCLK bits in timer 2 control register (T2CON 0C8H) shown in Table 4-13. The timer modes are listed in Table 4-14.

7 4 1 Bit 6 5 3 2 0 TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2 Flag Set

Table 4-13 Timer 2 control register (T2CON 0C8H)

| Table 4-14 Timer/counter 2 mode |
|---------------------------------|
|---------------------------------|

| RCLK | TCLK | CP/RL2 | TR2 | Mode | | |
|--------|----------|--------|-----|------------------------|--|--|
| 0 | 0 | 0 | 1 | 16-bit auto reload | | |
| 0 | 0 | 1 | 1 | 16-bit capture | | |
| RCLK + | TCLK = 1 | × | 1 | Baud rate generator | | |
| × | × | × | 0 | All operations stopped | | |

4.5.3.3.1 16-bit auto reload mode

16-bit auto reload mode is set by making the circuit connection shown in Figure 4-20 by setting RCLK=0, TCLK=0, and CP/RL2=0 as the bit conditions in timer 2 control register (T2CON). Timer/counter 2 operates in the following way when 16-bit auto reload mode is set. When a timer/counter 2 carry signal is generated, or when the signal applied to the T2EX pin (bit 1 of port 1) is changed from level "1" to "0", the reload data in the RCAP2L and RCAP2H registers is preset in L2 and TH2 of timer/counter 2. The timer/counter thus starts counting from this preset value.

The timer/counter 2 carry signal is set in internal timer flag 2 (TF2), and the T2EX change is set in external timer flag 2 (EXF2). The TF2 and EXF2 serve as the timer interrupt 2 request signals with an interrupt call being made to address 43 (2BH) if the timer interrupt 2 has been enabled. If an interrupt routine is commenced, the TF2 and EXF2 flags must be reset to "0" by software.




Figure 4-20 Timer/counter 2 16-bit auto reload mode circuit

4.5.3.3.2 16-bit capture mode

The 16-bit capture mode is set by making the connections shown in Figure 4-21 with the following timer 2 control register (T2CON) bit conditions, viz. RCLK=0, TCLK=0, and CP/RL2=1.

Timer/counter 2 operates in the following way when 16-bit capture mode is set. When the signal applied to the T2EX pin (bit 1 of port 1) is changed from level "1" to "0", the TL2 and TH2 count contents of timer/counter 2 are stored into capture registers RCAP2L and RCAP2H. The T2EX signal change is set in external timer flag 2 (EXF2) at this time, and a carry signal from timer/counter 2 is set in internal timer flag 2 (TF2). The EXF2 and TF2 serve as the timer interrupt 2 request signals with an interrupt call being made to address 43 (2BH) if timer interrupt 2 has been enabled. If an interrupt routine is commenced, the EXF2 and TF2 flags must be reset to "0" by software.




Figure 4-21 Timer/counter 2 16-bit capture mode circuit

4.5.3.3.3 16-bit baud rate generator mode

The 16-bit baud rate generator mode is set by making the connections shown in Figure 4-22 with the following timer 2 control register (T2CON) bit conditions, viz. RCLK+TCLK=1.

Timer/counter 2 commences to operate in the following way when 16-bit baud rate generator mode is set.

Timer/counter 2 is put into 16-bit auto reload mode. When timer/counter 2 generates a carry signal, the reload data in the RCAP2L and RCAP2H registers is preset in the timer/counter 2 TL2 and TH2 and the timer/counter commences to count from that preset value. The carry signal is passed to a serial port.

The timer/counter 2 carry signal activates the serial port receive circuit when RCLK 1, and activates the transmit circuit when TCLK=1. Note, however, that the serial port can use these clocks only when the serial port is in mode 1 and 3.

When in this mode, the timer/counter 2 carry signal is not set in internal timer flag 2 (TF2). But since the change in level (from "1" to "0") of the signal applied to the T2EX pin (bit 1 of port 1) is set in external timer flag 2, the T2EX pin can be used for ordinary external interrupt input pin. If an interrupt routine is commenced, the EXF2 flag must be reset to "0" by software. Since timer/counter 2 is operated at 1/2 of the XTAL1.2 clock if the internal clock is used in this mode, only undefined data will be read from the timer/counter 2 TL2 and TH2 by software. Correct data, however, is read from the RCAP2L and RCAP2H registers.




Figure 4-22 Timer/counter 2 baud rate generator mode circuit

4.5.3.4 Timer/counter 2 detector circuit

4.5.3.4.1 T2 (timer/counter 2 external clock detector)

The T2 detector circuit block diagram is shown in Figure 4-23. Operation of this circuit is outlined below. When the level of the signal applied to T2 (bit 0 of port 1) is changed from "1" to "0", output of F/Fl becomes "1". This output signal is then passed to F/F2 at S5 timing and F/F2 output also becomes "1". The T2 signal change passed to F/F2 is synchronized with the S3 timing signal to become the external clock for timer/counter 2. At the same time, F/F1 is reset and waits for the next external clock input. Note that the "0" and "1" level cycle times of the external clock signal applied to the T2 pin must be at least 12 times (12T) the XTAL1·2 oscillator clock cycle time T.




Figure 4-23 Timer/counter 2 external clock detector circuit

4.5.3.4.2 T2EX (timer/counter 2 external flag input detector)

T2EX detector circuit block diagram is shown in Figure 4-24. Operation of this circuit is outlined below. When the level of the signal applied to T2EX (bit 1 of port 1) is changed from "1" to "0", output of F/F1 becomes "1". This output signal is then passed to F/F2 at S2 timing and F/F2 output also becomes "1". The T2EX signal change passed to F/F2 Q is synchronized with the S4 timing signal to become the T2EX signal for timer/counter 2. At the same time, F/F1 is reset and waits for the next T2EX input. Note that the "0" and "1" level cycle times of the external clock signal applied to the T2EX pin must be at least 12 times (12T) the XTAL1-2 oscillator clock cycle time T.




Figure 4-24 Timer/counter 2 T2EX detector circuit

4.5.3.5 Timer/counter carry signal detector circuit

The detector circuit shown in Figure 4-25 is inserted between the MSM80C154S/MSM83C154S timer/counter carry output and the timer flag. The purpose of this detector is to prevent timer flags being set by the timer carry signal during execution of OR, AND, EOR, RESET bit, SET bit, or MOV bit instruction on the contents of the timer control register (TCON), and thereby prevent loss of timer flags by manipulated data by the time execution of instruction has been completed. Hence, even if a timer carry signal is generated during execution of an instruction, that flag will not be set while the instruction is still being executed. The flag is set at $\overline{\text{M2}} \cdot \text{S1}$ during execution of the next instruction. If a timer carry is generated during M1 thru M3 when executing a 4-machine cycle instruction, the timer flag is set during M3 or M4. See Figure 4-26 for the time chart.

In case of driving the timer/counters 0 and 1 with the external clock in the power down mode (PD, HPD), timer/counters 0 and 1 contents are incremented by falling edge of the external clock. However, after counting the maximum value of timer/counters 0 and 1, carry signals are generated and timer flags are set when the external clock level changes from "0" to "1".




Figure 4-25 Timer/counter detector circuit




Figure 4- 26 Timer flag setting time chart

4.6 Serial Port

4.6.1 Outline

MSM80C154S/MSM83C154S is equipped with a serial port which can be used in I/O extension and UART (Universal Asynchronous Receiver/Transmitter) applications.

I/O extension mode

 Input and output of 8-bit serial data synchronized with the MSM80C154S/MSM83C154S output clock.

UART mode

- Independent transmitter and receiver circuits for full duplex communication.
- Double buffer in receiver circuit to provide a 1-frame time margin in processing received data.
- Selection of 10-bit and 11-bit frame lengths.
- Easier baud rate selection than in MSM80C31F/MSM80C51F
- Setting of different baud rates for transmitting and receiving possible Multi-processor system applications possible in 11-bit frame mode Framing and overrun error detect function

See Figure 4-27 for serial port block diagram.




Figure 4-27 Serial port

4.6.2 Special function registers for serial port

4.6.2.1 SCON (Serial Port Control Register)

SCON is an 8-bit special function register consisting of control bits for specifying serial port operation modes and enabling/disabling data reception, storage bits for the ninth data bit transmitted and received during 11-bit frame UART mode, and the serial port status flag. In addition to specifying SCON by data address 98H, each bit can be specified by bit addresses.

The functions of each SCON bit are listed in Table 4-15, and the functions of each operational mode specified by SCON are indicated in Table 4-16.

Table 4-15 SCON

| Bit | Symbol | Function |
|-----|--------|--|
| 0 | RI | "End of reception" flag. This is the interrupt request flag set by |
| | | hardware when reception of one frame has been completed. The |
| | | interrupt is generated by ORing with the T1 flag. Since the flag |
| | | cannot be cleared by hardware, it must be cleared by software. |
| 1 | TI | "End of transmission" flag. This is the interrupt request flag set by |
| | | hardware when transmission of one frame has been completed. |
| | | The interrupt is generated by ORing with the RI flag. |
| | | Since the flag cannot be cleared by hardware, it must be cleared |
| | | by software. |
| 2 | RB8 | Storage of the 9th bit of the data received during 11-bit frame |
| | | UART mode (mode 2 or 3). When in 10-bit frame UART mode |
| | | (mode 1), the stop bit is stored. |
| 3 | TB8 | Storage of the 9th bit of the data to be sent during 11-bit frame |
| | | UART mode (mode 2 or 3). |
| 4 | REN | Receive enable bit. Reception is not activated if REN is not set |
| 5 | SM2 | If SM2 is set when in 11-bit frame UART mode (mode 2 or 3) and |
| | | the 9th bit of the received data is "1", the received data is accepted |
| | | and loaded into SBUF and RB8, and the RI flag is set. If the 9th bit |
| | | of the received data is "0", on the other hand, the received data is |
| | | disregarded and the SBUF, RB8, and RI flags remain unchanged. |
| | | This function is used to enable communication between |
| | | processors in multi-processor systems. |
| | | If SM2 is set when in 10-bit frame UART mode (mode 1) and the |
| | | normal stop bit cannot be received (stop bit "0"), the received data |
| | | is disregarded, and the SBUF, RB8, and RI flags remain |
| | | unchanged. When SM2="0", however, the sent data is received |
| | | irrespective of the "0"/"1" status of the stop bit. |
| | | SM2 must be cleared when in I/O extension mode (mode 0). |
| 6 | SM1 | Used in setting serial port operation mode. See Table 4-16. |
| 7 | SM0 | Used in setting serial port operation mode. See Table 4-16. |

Table 4-16 Serial port operation modes

| SM0 | SM1 | Mode | Function | Baud rate | | |
|-----|-----|------|-------------------|------------------------|--|--|
| 0 | 0 | 0 | I/O extension | 1/12 Fosc | | |
| 0 | 1 | 1 | 10-bit frame UART | Vareable | | |
| 1 | 0 | 2 | 11-bit frame UART | 1/32 Fosc or 1/64 Fosc | | |
| 1 | 1 | 3 | 11-bit frame UART | Vareable | | |

Note: Fosc denotes frequency of fundamental oscillator (XTAL1.2).

4.6.2.2 SBUF (serial port buffer register)

SBUF is an 8-bit special function register used to store transmitting and receiving data. Although the SBUF is specified by the same data address 99H for both writing and reading, physically separate registers are specified. That is, the sending circuit SBUF is specified by instructions where SBUF is used as a destination operand, and the receiving circuit SBUF is specified by instructions where SBUF is used as a source operand.

4.6.2.3 TCLK

TCLK controls selection of the baud rate clock source for the transmitting circuit when in mode 1 or 3.

The timer/counter 2 overflow becomes the transmitting circuit baud rate clock source when TCLK is set in mode 1 or 3. And the timer/counter 1 overflow becomes the transmitting circuit baud rate clock source if TCLK is cleared.

TCLK has no effect on the baud rate clock source when in mode 0 or 2. TCLK is located at bit 4 of T2CON (timer/counter 2 control register) specified by data address 0C8H. This bit can also be specified by bit address 0CCH.

4.6.2.4 RCLK

RCLK controls selection of the baud rate clock source for the receiving circuit when in mode 1 or 3.

The timer/counter 2 overflow becomes the receiving circuit baud rate clock source when RCLK is set in mode 1 or 3. And the timer/counter 1 overflow becomes the receiving circuit baud rate clock source if RCLK is cleared.

RCLK has no effect on the baud rate clock source when in mode 0 or 2. RCLK is located at bit 5 of T2CON (timer/counter 2 control register) specified by data address 0C8H. This bit can also be specified by bit address 0CDH.

4.6.2.5 SMOD

SMOD controls the division of the baud rate clock source when the serial port is in UART mode (mode 1, 2, or 3).

If SMOD is cleared when in mode 1 or 3, the timer/counter 1 overflow frequency divided by 2 becomes the baud rate clock source. And if SMOD is set, the timer/counter 1 overflow becomes the baud rate clock source.

When TCLK is set in mode 1 or 3, however, and timer/counter 2 is the baud rate clock source for the transmitting circuit, SMOD has no effect on the transmitting baud rate. And if RCLK has been set, timer/counter 2 becomes the baud rate source for the receiving circuit, and SMOD has no effect on the receiving baud rate.

If SMOD is cleared in mode 2, 1/2 OSC (oscillator frequency divided by 2) divided by 2 becomes the baud rate clock source. And if SMOD is set, 1/2 OSC becomes the baud rate clock source.

SMOD is located at bit 7 of PCON (power control register) specified by data address 87H. Designation by bit address is not possible.

See Table 4-17 for the corresponding baud rate clock sources for TCLK, RCLK, and SMOD.

Table 4-17 Corresponding baud rate clock sources for TCLK, RCLK, and SMOD

| Mode | TCLK or RCLK | SMOD | Baud rate colck source |
|------|--------------|------|-------------------------------|
| 0 | X | Х | MSM83C154S fundamental timing |
| | 0 | 0 | T/C1 overflow divided by 2 |
| 1 | 0 | 1 | T/C1 overflow |
| | 1 | Х | T/C2 overflow |
| 2 | Х | 0 | 1/2 OSC divided by 2 |
| | Х | 1 | 1/2 OSC |
| | 0 | 0 | T/C1 overflow divided by 2 |
| 3 | 0 | 1 | T/C1 overflow |
| | 1 | Х | T/C2 overflow |

Note: X : Don't care

T/C1 : Timer/counter1
T/C2 : Timer/counter2

1/2 OSC: Oscillator frequency (XTAL1•2) divided by 2

4.6.2.6 SERR

SERR is the status flag set when a framing error or overrun error is generated during UART mode (mode 1, 2, or 3).

Framing error:

The SERR flag is set when no stop bit is detected in UART mode. Framing error is detected irrespective of the data reception conditions set by SM2.

Overrun error:

The SERR flag is also set when the next data is ready to be transferred from the input shift register to the SBUF which is already full in UART mode. Note that an overrun error is only detected when the data reception conditions set by SM2 have been satisfied. Although the SERR flag is set by hardware when a framing or overrun error is generated, it is not an interrupt request flag. The flag must be checked by software to determine whether it has been set or not. The flag must also be cleared by software. Since the SERR flag is set by the logical OR of framing and overrun errors, it is not possible to determine whether the error is a framing or overrun error simply by checking the flag.

SERR is located at bit 5 of IOCON (I/O control register) specified by data address 0F8H. This bit can also be specified by bit address 0FDH.

4.6.3 Operating modes

4.6.3.1 Mode 0

4.6.3.1.1 Outline

Mode 0 is the I/O extension mode where input and output of 8-bit data via RXD (P3.0) is synchronized with the output clock from TXD (P3.1).

The baud rate in mode 0 is fixed to 1/12th of the fundamental oscillator (XTAL1-2) frequency to enable the serial port to operate synchronized with the basic MSM80C154S/MSM83C154S timing.

A block diagram of the mode 0 serial port is shown in Figure 4-28, the operational timing chart is shown in Figure 4-29, and the serial port operation timing in relation to the basic MSM80C154S/MSM83C154S timing is shown in Figure 4-30.

4.6.3.1.2 Mode 0 baud rate

In mode 0, the baud rate is determined by the following equation to synchronize operations with the basic MSM80C154S/MSM83C154S timing.

$$B = Fosc \times \frac{1}{12}$$

where B is baud rate, and Fosc is the fundamental (XTAL1.2) frequency.

4.6.3.1.3 Mode 0 transmit operation

Data output is commenced by writing data in SBUF.

The SBUF data is obtained sequentially from RXD about one machine cycle after completion of the SBUF data writing instruction, the LSB appearing first.

Two states after commencing the LSB output, output of the TXD synchronized clock is commenced. This synchronized clock is at level "0" from the latter half of S3 thru to the first half of S6, and at "1" level from the latter half of S6 thru to the first half of S3. The transmit circuit is initialized immediately following completion of output of the MSB, and the TI flag is set at the first M1·S3 after that.

4.6.3.1.4 Mode 0 receive operation

Data input is commenced when REN="1" and R1="0" is achieved by an instruction used to set REN or by an instruction used to clear the RI flag (or by an instruction which does both simultaneously).

Output of the TXD synchronizing clock is commenced following nine states after REN="1" and R1="0" is attained. The synchronized clock is at level "0" from the latter half of S3 thru to the first half of S6, and at level "1" from the latter half of S6 thru to the first half of S3.

The RXD data is read sequentially into an input shift register in the serial port just before the synchronized clock is changed from "0" to "1".

When input of the 8-bit data is completed, loading of the input shift register data into SBUF (with the LSB at the beginning of the input data) occurs at the same time that receiving circuit is initialized. The RI flag is then set at the first M1·S3 after completion of input of the 8-bit data.




Figure 4-28 Serial port (mode 0)




Figure 4-29 Serial port (mode 0) timing chart




Figure 4-30 Serial port (mode 0) timing and corresponding basic MSM80C154S/ MSM83C154S timing

4.6.3.2 Mode 1

4.6.3.2.1 Outline

Mode 1 is the 10-bit frame UART mode (with one start bit, eight data bits, and one stop bit) where the baud rate may be set to any value depending on the timer/counter 1 or timer/counter 2 setting.

A block diagram of the serial port in mode 1 is shown in Figure 4-31, and the operational timing chart is given in Figure 4-32.

4.6.3.2.2 Mode 1 baud rate

The timer/counter 1 or timer/counter 2 overflow can be set as the baud rate clock source in mode 1 by independent TCLK and RCLK setting for the transmit and receive circuits. Where the baud rate is determined by the timer/counter 1 overflow, baud rate is determined by the overflow frequency and SMOD value according to the following equations.

$$B = fTC1 \times \frac{1}{2} \times \frac{1}{16} \quad (SMOD=0)$$

$$B = fTC1 \times \frac{1}{16}$$
 (SMOD=1)

where B is the baud rate and fTC1 is the timer/counter 1 overflow frequency.

When timer/counter 1 is used as a timer (internal clock) in auto reload mode (mode 2), the baud rate is determined by the following equations.

B = fosc
$$\times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{2} \times \frac{1}{16}$$
 (SMOD=0)

B = fosc
$$\times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{16}$$
 (SMOD=1)

where B is the baud rate, fosc the fundamental (XTAL1-2) frequency, and DTH1 the TH1 contents (expressed in decimal).

Where the timer/counter 2 overflow serves as the baud rate clock source, the baud rate is determined by the overflow frequency irrespective of the SMOD value.

When timer/counter 2 is used as a counter (external clock), the baud rate is determined by the following equation.

$$B = fT2 \times \frac{1}{65536 - DRCAP2} \times \frac{1}{16}$$

where B is the baud rate, fT2 the frequency of the clock applied to the T2 pin, and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

Or if timer/counter 2 is used as a timer, the baud rate is determined in the following way.

$$B = fOSC \times \frac{1}{2} \times \frac{1}{65536 - DRCAP2} \times \frac{1}{16}$$

where B is the baud rate, fosc the fundamental frequency (XTAL1·2), and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

4.6.3.2.3 Mode 1 transmit operation

The transmit basic clock (TXCLOCK in Figure 4-31) is obtained from the overflow of a hexadecimal free-run counter where the timer/counter 1 or timer/counter 2 overflow is used as the clock.

Transmission is commenced when transmit data is written in SBUF.

The start bit, the eight SBUF data bits (with the LSB first), and the stop bit are transmitted sequentially from TXD synchronized with the basic clock.

As soon as output of the eight data bits has been completed, the transmit circuit is initialized, and the T1 flag is set at the first M1·S3 after the completion of that output.

4.6.3.2.4 Mode 1 receive operation

The receive circuit timing is generated by a hexadecimal counter which uses the timer/counter 1 or timer/counter 2 overflow as the clock, and the input data received from RXD is bit synchronized. That is, at the same time that reception is started following input of the start bit, the hexadecimal counter commences to count up, and with one complete round of the hexadecimal counter corresponding to one bit of received data, reception is continued by the receive circuit.

The RXD change from "1" to "0" is regarded as the beginning of the start bit for commencement of reception.

When this "1" to "0" RXD change is detected, the hexadecimal counter which had been stopped in reset status commences to count up. When the hexadecimal counter is in state 7, 8, and 9, the start bit is sampled, and is accepted as valid if at least two of the three sampled values are "0", thereby enabling data reception to continue. If two or three of the sampled values are "1", the start bit becomes invalid, and the receive circuit is initialized when the hexadecimal counter reaches state 10.

The reception data is sampled when the hexadecimal counter is in state 7, 8, and 9, and the more common value of the three sampled values is read sequentially as data into the input shift register.

If the hexadecimal counter is in state 10 during the period of the next bit (that is, the stop bit) after the eight bits of data have been received, and if the conditions stated below are satisfied, the input shift register data (the LSB being read first) is loaded into SBUF, and the sampled stop bit is read into RB8, thereby initializing the receive circuit. The RI flag is set at the first M1·S3 after that.

Conditions: (1) RI="0"

(2) SM2="0", or SM2="1" and sampled stop bit="0"

If the above conditions are not satisfied, the received data is disregarded, and the receive circuit is initialized without change to the SBUF, RB8, and RI flags.

Since the receive circuit is double buffered (input shift register and SBUF), processing of the previous receive data may be completed within the interval up to the stop bit period of the next frame.

4.6.3.2.5 Mode 1 UART error detection

If the following two conditions are satisfied when the hexadecimal counter is in state 10 during reception of the stop bit, it is assumed that new data is received before processing of the previously received data has been completed. Hence, an overrun error is generated, and the new data is lost. The SERR flag is set at the first M1·S3 after the hexadecimal counter has reached state 10. Note that the previous SBUF (R) data is preserved.

Conditions: (1) RI="1"

(2) SM2="0", or SM2="1" and sampled stop bit="1"

And if the sampled stop bit is "0" when the hexadecimal counter is in state 10, it is assumed that correct frame synchronization has not been achieved. Hence, a framing error is detected, and the SERR flag is set at the first M1·S3 after that. Serial port reception is not effected by the UART error detector circuit detecting an overrun or framing error and only the status flag being set.




Figure 4-31 Serial port (mode 1)




Figure 4-32 Serial port (mode 1) timing chart

4.6.3.3 Mode 2

4.6.3.3.1 Outline

Mode 2 is an 11-bit frame UART mode (with one start bit, eight data bits, one multipurpose data bit, and one stop bit) where the baud rate is 1/64th or 1/32nd of the fundamental oscillator (XTAL1.2) frequency.

A block diagram of the serial port in mode 2 is shown in Figure 4-33, and the operational timing chart is given in Figure 4-34.

4.6.3.3.2 Mode 2 baud rate

Since the fundamental oscillator frequency divided by two serves as the baud rate clock source in mode 2, the baud rate is determined by the SMOD value according to the following equations.

B = fosc
$$\times \frac{1}{2} \times \frac{1}{2} \times \frac{1}{16}$$
 (SMOD=0)

$$B = fosc \times \frac{1}{2} \times \frac{1}{16}$$
 (SMOD=1)

where B is the baud rate and fosc the fundamental oscillator (XTAL1.2) frequency.

4.6.3.3.3 Mode 2 transmit operation

The transmit basic clock (TXCLOCK in Figure 4-34) is obtained from a hexadecimal free-run counter overflow where the frequency of 1/2XTAL1-2 (fundamental oscillator frequency divided by 2) divided by 2 (when SMOD=0) or the 1/2XTAL1-2 frequency (when SMOD=1) is used as the clock.

Transmission is commenced when transmit data is written in SBUF. The start bit, the eight SBUF data bits (with the LSB first), TB8, and the stop bit are transmitted sequentially from the TXD synchronized with the basic clock.

As soon as the TB8 output has been completed, the transmit circuit is initialized, and the T1 flag is set at the first M1·S3 after the completion of that output.

4.6.3.3.4 Mode 2 receive operation

The receive circuit timing is generated by a hexadecimal counter overflow where the frequency of 1/2XTAL1·2 (fundamental oscillator frequency divided by 2) divided by 2 (when SMOD=0) or the 1/2XTAL1·2 frequency (when SMOD=1) is used as the clock, and the input data received from the RXD is bit synchronized. That is, at the same time that reception is started following input of the start bit, the hexadecimal counter commences to count up, and with one complete round of the hexadecimal counter corresponding to one bit of received data, reception is continued by the receive circuit. Therefore, the reception data baud rate must be equal to the period of a single round of the hexadecimal counter.

The RXD change from "1" to "0" is regarded as the beginning of the start bit where reception is commenced.

When this "1" to "0" RXD change is detected, the hexadecimal counter which had been stopped in reset status commences to count up. When the hexadecimal counter is in state 7, 8, and 9, the start bit is sampled, and is accepted as valid if at least two of the three sampled values are "0", thereby enabling data reception to continue. If two or three of the sampled values are "1", the start bit becomes invalid, and the receive circuit is initialized when the hexadecimal counter reaches state 10.

The receive data is sampled when the hexadecimal counter is in state 7, 8, and 9, and the more common value of the three sampled values is read sequentially as data into the input shift register.

If the hexadecimal counter is in state 10 during the period of the next bit (that is, the multipurpose data bit) after the eight bits of data have been received, and if the conditions stated below are satisfied, the input shift register data (the LSB being read first) is loaded into SBUF, and the sampled multi-purpose data bit is read into RB8. And when the hexadecimal counter is in state 10 during the period of the next after that (that is, the stop bit) the receive circuit is initialized.

The RI flag is set at the first M1-S3 after that.

Conditions: (1) R1="0"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

If the above conditions are not satisfied when the hexadecimal counter is in state 10 during the multi-purpose data bit interval, the received data is disregarded, the SBUF, RB8, and RI flags remain unchanged, and the receive circuit is initialized when the hexadecimal counter is in state 10 during the stop bit interval.

Since the receive circuit is double buffered (input shift register and SBUF), processing of the previous receive data may by completed within the interval up to the multipurpose data bit period of the next frame.

4.6.3.3.5 Mode 2 UART error detection

If the following two conditions are satisfied when the hexadecimal counter is in state 1 0 during reception of a multi-purpose data bit, it is assumed that new data is received before processing of the previously received data has been completed. Hence, an overrun error is generated, and the new data is lost. The SERR flag is set at the first M1-S3 after the hexadecimal counter has reached state 10 during the stop bit interval. Note that the previous SBUF (R) data is preserved.

Conditions: (1) R1 ="1"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

And if the sampled stop bit is "0" when the hexadecimal counter is in state 10, it is assumed that correct frame synchronization has not been achieved. Hence, a framing error is detected, and the SERR flag is set at the first M1·S3 after that. Serial port reception is not effected by the UART error detector circuit detecting an overrun or framing error and only the status flag being set.




Figure 4-33 Serial port (mode 2)




Figure 4-34 Serial port (mode 2) timing chart

4.6.3.4 Mode 3

4.6.3.4.1 Outline

Mode 3 is another 11-bit frame UART mode (with one start bit, eight data bits, one multipurpose data bit, and one stop bit). Whereas the baud rate is 1/64th or 1/32nd of the fundamental oscillator frequency in mode 2, the mode 3 baud rate can be freely selected according to the timer/counter 1 or timer/counter 2 setting. Apart from the ability to vary the baud rate, mode 3 is identical to mode 2.

A block diagram of the serial port in mode 3 is shown in Figure 4-35, and the operational timing chart is given in Figure 4-36.

4.6.3.4.2 Mode 3 baud rate

As in mode 1, the timer/counter 1 or timer/counter 2 overflow can be set as the baud rate clock source in mode 3 by independent TCLK and RCLK setting for the transmit and receive circuits.

Where the baud rate is determined by the timer/counter 1 overflow, baud rate is determined by the overflow frequency and SMOD value according to the following equations.

$$B = fTC1 \times \frac{1}{2} \times \frac{1}{16} \quad (SMOD=0)$$

$$B = fTC1 \times \frac{1}{16}$$
 (SMOD=1)

Where B is the baud rate and fTC1 is the timer/counter 1 overflow frequency.

When timer/counter 1 is used as a timer in auto reload mode (mode 2), the baud rate is determined by the following equations.

B = fosc
$$\times \frac{1}{12} \times \frac{1}{256 \text{-DTH1}} \times \frac{1}{2} \times \frac{1}{16}$$
 (SMOD=0)

B = fosc
$$\times \frac{1}{12} \times \frac{1}{256\text{-DTH1}} \times \frac{1}{16}$$
 (SMOD=1)

where B is the baud rate, fosc the fundamental oscillator (XTAL1·2) frequency, and DTH1 the TH1 contents (expressed in decimal).

Where the timer/counter 2 overflow serves as the baud rate clock source, the baud rate is determined by the overflow frequency irrespective of the SMOD value.

When timer/counter 2 is used as a counter, the baud rate is determined by the following equation.

$$B = fT2 \times \frac{1}{65536 - DRCAP2} \times \frac{1}{16}$$

where B is the baud rate, fT2 the frequency of the clock applied to the T2 pin, and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

Or if timer/counter 2 is used as a timer, the baud rate is determined by the following way.

$$B = fOSC \times \frac{1}{2} \times \frac{1}{65536 - DRCAP2} \times \frac{1}{16}$$

where B is the baud rate, fosc the fundamental oscillator (XTAL1·2) frequency, and DRCAP2 the contents of RCAP2L and RCAP2H (expressed in decimal).

4.6.3.4.3 Mode 3 transmit operation

The transmit basic clock (TXCLOCK in Figure 4-36) is obtained from a hexadecimal free-run counter overflow where timer/counter 1 or timer/counter 2 overflow is used as the clock. Transmission is commenced when transmit data is written in SBUF.

The start bit, the eight SBUF data bits (with the LSB first), TB8, and the stop bit are transmitted sequentially from the TXD synchronized with the basic clock.

As soon as the TB8 output has been completed, the transmit circuit is initialized, and the T1 flag is set at the first M1·S3 after the completion of that output.

4.6.3.4.4 Mode 3 receive operation

The receive circuit timing is generated by a hexadecimal counter overflow where timer/counter 1 or timer/counter 2 overflow is used as the clock, and the input data received from the RXD is bit synchronized. That is, at the same time that reception is started following input of the start bit, the hexadecimal counter commences to count up, and with one complete round of the hexadecimal counter corresponding to one bit of received data, reception is continued by the receive circuit. Therefore, timer/counter 1 must be set so that the period of a single round of the hexadecimal counter is equal to the reception data baud rate.

The RXD change from "1" to "0" is regarded as the beginning of the start bit where reception is commenced.

When this "1" to "0" RXD change is detected, the hexadecimal counter which had been stopped in reset status commences to count up. When the hexadecimal counter is in state 7, 8, and 9, the start bit is sampled, and is accepted as valid if at least two of the three sampled values are "0", thereby enabling data reception to continue. If two or three of the sampled values are "1", the start bit becomes invalid, and the receive circuit is initialized when the hexadecimal counter reaches state 10.

The reception data is sampled when the hexadecimal counter is in state 7, 8, and 9, and the more common value of the three sampled values is read sequentially as data into the input shift register.

If the hexadecimal counter is in state 10 during the period of the next bit (that is, the multipurpose data bit) after the eight bits of data have been received, and if the conditions stated below are satisfied, the input shift register data (the LSB being read first) is loaded into SBUF, and the sampled multi-purpose data bit is read into RB8. And when the hexadecimal counter is in state 10 during the period of the next after that (that is, the stop bit) the receive circuit is initialized.

The RI flag is set at the first M1.S3 after that.

Conditions: (1) RI="0"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

If the above conditions are not satisfied when the hexadecimal counter is in state 10 during the multi-purpose data bit interval, the received data is disregarded, the SBUF, RB8, and RI flags remain unchanged, and the receive circuit is initialized when the hexadecimal counter is in state 10 during the stop bit interval.

Since the receive circuit is double buffered (input shift register and SBUF), processing of the previous receive data may be completed within the interval up to the multipurpose data bit period of the next frame.

4.6.3.4.5 Mode 3 UART error detection

Mode 3 UART error detection is identical to mode 2 UART error detection.

If the following two conditions are satisfied when the hexadecimal counter is in state 10 during reception of a multi-purpose data bit, it is assumed that new data is received before processing of the previously received data has been completed. Hence, an overrun error is generated, and the new data is lost. The SERR flag is set at the first M1·S3 after the hexadecimal counter has reached state 10 during the stop bit interval. Note that the previous SBUF (R) data is preserved.

Conditions: (1) RI ="1"

(2) SM2="0", or SM2="1" and sampled multi-purpose data bit="1"

And if the sampled stop bit is "0" when the hexadecimal counter is in state 10, it is assumed that correct frame synchronization has not been achieved. Hence, a framing error is detected, and the SERR flag is set at the first M1·S3 after that.

Serial port reception is not effected by the UART error detector circuit detecting an overrun or framing error and only the status flag being set.




Figure 4-35 Serial port (mode 3)




Figure 4-36 Serial port (mode 3) timing chart

4.6.4 Serial port application examples

4.6.4.1 I/O extension

I/O extension can be achieved by using the serial port in mode 0. An input extension example is shown in Figure 4-37 and the corresponding timing chart is shown in Figure 4-38. Following output of the latch pulse from PX.X, REN="1" and R1="0" are set for shift in of 74LS1 65 data.




Figure 4-37 Input extension example




Figure 4-38 Input extension example timing chart

An output extension example is shown in Figure 4-39 and the corresponding timing chart is shown in Figure 4-40. After output data has been written into SBUF and the output sequence completed, the latch pulse output from PX.X is obtained and the 74LS164 data is shifted to 74LS373.




Figure 4-39 Output extension example




Figure 4-40 Output extension example timing chart

An input/output extension example is shown in Figure 4-41 and the corresponding timing chart is shown in Figure 4-42. When input data is applied, INPUT CONTROL is changed from "0" to "1", and the parallel input is latched. This is then followed by REN=1 and RI=0 settings, and shift in of 74LS165 data. INPUT CONTROL is returned to "0" after the input has been completed. Since INPUT CONTROL is connected to the 74LS126 control pin, the MSM80C154S/MSM83C154S switches the 74LS126 output to high impedance when 74LS165 input data is not being applied, thereby preventing collision between the 74LS126 and MSM80C154S/MSM83C154S outputs.

When output data is generated, and the output is completed after writing output data into SBUF, an output latch pulse is generated from OUTPUT CONTROL, and the 74LS164 data is transferred to 74LS373. Although the 74LS164 data is changed to parallel input data when 74LS165 data is passed to MSM80C154S/MSM83C154S, an output latch pulse is generated only when output data is obtained from MSM80C154S/MSM83C154S, thereby preserving the correct data in 74LS373.





Figure 4-41 Input/output extension example



In all examples, additional multiple bit I/O extension is made possible by multiple cascade connections of 74LS164 or 74LS165.

Figure 4-42 Input/output extension example timing chart

4.6.4.2 Multi-processor systems

Multi-processor systems can be formed with MSM80C154S/MSM83C154S by using the serial port in mode 2 or mode 3 for inter-processor communications.

If reception data bit 9 (multi-purpose data bit) is "1" when SM2 is set in mode 2 or 3, reception data is received and an interrupt is generated. If the data bit is "0", however, the reception data is disregarded and no interrupt is generated. This function is used in forming a multi-processor system when more than one MSM80C154S/MSM83C154S device is coupled by serial bus. An example of a multi-processor system with one master processor and a number of slave processors is shown in Figure 4-43. In this example, data is transmitted only from master to slave processors. Operation proceeds in accordance with the following protocol.

- (1) Set SM2="1". All slave processors wait in standby for address data from the master processor specifying which slave is to be selected.
- (2) With TB8 set to "1" to distinguish address data from other data, the master processor generates address data which ensures that data bit 9 (the multi-purpose data bit) is "1".
- (3) At this stage, all slave processors generate interrupts and check whether the received address data has specified itself or not.
- (4) The specified slave processor sets SM2 "0" to prepare for reception of the subsequent data to be sent by the master processor.

 Slave processors which are not specified remain at SM2="1"
- (5) With TB8="0", the master processor next sends data which ensures that data bit 9 (the multi-purpose data bit) is "0" following the address data.
- (6) Since the specified slave processor is changed to SM2="0", all data following the address data is received and processed.
- (7) The slave processors which are not specified (that is, where SM2="1") disregard all data after the address data and wait in standby for the next address data.
- (8) After transmitting all of the intended data the master processor transmits a final special code (predetermined in advance).
- (9) When this special code is received by the specified slave processor, SM2 is set to "1" and that slave processor is again put into standby waiting for address data.




Figure 4-43 Multi-processor system example

4.7 Interrupt

4.7.1 Outline

MSM80C154S/MSM83C154S is equipped with six interrupts.

- 1. INTO External interrupt 0
- 2. TM0 Timer interrupt 0
- 3. INT1 External interrupt 1
- 4. TM1 Timer interrupt 1
- 5. SI/O Serial port interrupt
- 6. TM2 Timer interrupt 2

These six interrupts are controlled by interrupt enable register (IE) and interrupt priority register (IP). When the relevant interrupt conditions are met, the respective interrupt address is called and the interrupt routine is commenced.

The interrupt addresses are listed in Table 4-18, and the interrupt control equivalent circuit is shown in Figure 4-44.

Table 4-18 Interrupt addresses

| | Interrupt source | Interruput address |
|---|------------------------|--------------------|
| 1 | External interruput 0 | 3[0003hH] |
| 2 | Timer interruput 0 | 11[000BhH] |
| 3 | External interruput 1 | 19[0013hH] |
| 4 | Timer interruput 1 | 27[001BhH] |
| 5 | Serial port interruput | 35[0023hH] |
| 6 | Timer interruput 2 | 43[002BhH] |




Figure 4-44 Interrupt control equivalent circuit

4.7.2 Interrupt enable register (IE)

The function of the interrupt enable register (IE, 0A8H) is to enable or disable interrupt processes when an interrupt is requested.

To execute the intended interrupt routine, the interrupt is first enabled by setting "1" in the corresponding interrupt bit in the interrupt enable register, and the routine then is executed when the interrupt is requested.

Requested interrupts are disabled if the corresponding interrupt bit is "0", and no interrupt routines are executed.

The contents of the interrupt enable register (IE) are shown in Table 4-19.

Table 4-19 Interrupt enable register (IE, 0A8H)

| В | it | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|---|-----|----|-----|-----|-----|-----|
| FI | ag | EA | _ | ET2 | ES | ET1 | EX1 | ET0 | EX0 |

EX0 : External interrupt 0 control bit

Interrupt enabled when "1", disabled when "0".

ET0: Timer interrupt 0 control bit

Interrupt enabled when "1", disabled when "0".

EX1 : External interrupt 1 control bit

Interrupt enabled when "1", disabled when "0".

ET1: Timer interrupt 1 control bit

Interrupt enabled when "1", disabled when "0".

ES : Serial port interrupt control bit

Interrupt enabled when "1", disabled when "0".

ET2: Timer interrupt 2 control bit

Interrupt enabled when "1", disabled when "0".

Reserve bit for output of "1" when read.

EA : Interrupt control bit for all six interrupts (EX0, ET0, EX1, ET1, ES, and ET2) When

EA is "1", an interrupt routine is commenced if interrupt conditions are met for any

one of the six interrupts.

When EA is "0", no interrupt routine is commenced even if interrupt conditions are met for one of the six interrupts.

4.7.3 Interrupt priority register (IP)

The function of the interrupt priority register (IP, 0B8H) is to allocate rights to commence interrupt routines on a priority basis when an interrupt is requested.

Interrupt priority can be programmed by setting the bit corresponding to the interrupt request in the interrupt priority register (IP) to "1". If the interrupt conditions have been satisfied for an interrupt where "1" data has been set, processing of that interrupt is commenced. If another interrupt (with "0" priority bit) is already being processed, that routine is suspended, and processing of the higher priority interrupt is commenced. Note that once a priority interrupt routine has been commenced, processing of the next interrupt cannot start until processing of the current interrupt has been completed.

This priority circuit function can be stopped by setting "1" in bit 7 (PCT) of the priority register. The functions of the priority interrupt control circuit are suspended, and interrupt control is handled only by the interrupt enable register (IE 0A8H). After this mode has been set, the interrupt disable instruction (CLR EA) must be placed at the beginning of interrupt routines to disable the generation of other interrupts.

If another interrupt routine have to be generated during the processing of an interrupt routine, set the desired interrupt enable bit in the interrupt enable register (IE 0A8H). The desired interrupt routine is processed when the conditions for that routine are met. Multi-level interrupt processing can thus be achieved by software control of the interrupt enable register.

The contents of the interrupt priority register are given in Table 4-20, and a priority interrupt routine flow chart is shown in Figure 4-45. The flow chart for an interrupt routine when the priority circuit is stopped (PCT="1") is shown in Figure 4-46.

Table 4-20 nterrupt priority register (IP, 0B8H)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|---|-----|----|-----|-----|-----|-----|
| Flag | PCT | _ | PT2 | PS | PT1 | PX1 | PT0 | PX0 |

PX0 : External interrupt 0 priority bit.

Priority is allocated when this bit is "1".

PT0: Timer interrupt 0 priority bit.

Priority is allocated when this bit is "1".

PX1 : External interrupt 1 priority bit. Priority is allocated when this bit is "1".

PT1 Timer interrupt 1 priority bit.

Priority is allocated when this bit is "1".

PS : Serial port interrupt priority bit

Priority is allocated when this bit is "1".

PT2: Timer interrupt 2 priority bit.

Priority is allocated when this bit is "1".

Reserve bit for output of "1" when read.

PCT: Priority interrupt circuit control bit.

The priority interrupt control circuit is activated when this bit is "0", and an interrupt is processed on the priority basis (2 level interrupt processing).

The priority interrupt control circuit is stopped when this bit is "1". In this case, all interrupts are controlled by the interrupt enable register (IE) where multi-level interrupt processing is possible by software management.

4.7.3.1 Priority interrupt routine flow

The flow of interrupt processing when a priority interrupt is generated and processed after a routine has been commenced by a non-priority interrupt generated during execution of a main routine program is outlined in Figure 4-45 below. This diagram shows the flow chart up to the point of return to the main routine.




Figure 4-45 Interrupt processing flow chart when priority circuit is activated

4.7.3.2 Interrupt routine flow when priority circuit is stopped

When bit 7 (PCT) of the priority register (IP 0B8H) is set to "1", all interrupt control is transferred to the interrupt enable register (IE 0A8H). When this mode is set, the interrupt disable instruction (CLR EA) must always be placed at the beginning of the interrupt routine to prevent any other interrupt from being generated. If another interrupt routine have to be generated during the processing of an interrupt routine, set the desired interrupt enable bit in the interrupt enable register (IE 0A8H) to commence the new interrupt routine. Multi-level interrupt processing can thus be achieved by control of the interrupt enable register. The flow of this interrupt routine is shown in Figure 4-46.




Figure 4-46 Interrupt routine flow chart when priority circuit is stopped

4.7.3.3 Interrupt priority when priority register (IP) contents are all "0"

The interrupt priority when the priority register (IP, 0B8H) contents are all "0" indicates the priority in which a certain interrupt is processed in preference to other interrupts when interrupt requests are generated simultaneously.

As can be seen from Table 4-21, the interrupt to be processed in preference to all other interrupts is external interrupt 0, and the interrupt routine with lowest priority is timer interrupt 2

The interrupt level when all priority bits are "0" is 1 level, and even if the interrupt conditions for an external interrupt 0 (highest priority) are satisfied while timer interrupt 2 (lowest priority) is being processed, the external interrupt cannot be processed.

The same operational preferences as described above also exist when all priority bits are "1".

Table 4-21 Non-priority interrupt order of preference

| Order of preference | Interrupt source | | |
|---------------------|------------------------|--|--|
| 1 | External interruput 0 | | |
| 2 | Timer interruput 0 | | |
| 3 | External interruput 1 | | |
| 4 | Timer interruput 1 | | |
| 5 | Serial port interruput | | |
| 6 | Timer interruput 2 | | |

4.7.4 Detection of external interrupt signals INT0 and INT1

4.7.4.1 Outline of **INT** signal detection

Detect modes of the external interrupt signals 0 and 1 can be set to level-detect or trigger-detect mode by the IT0 and IT1 data values in the timer control register (TCON 88H) as indicated in Table 4-22.

| | Timer | | | | ĪN | <u>T</u> 1 | ĪN | T0 |
|------|-------|-----|-----|-----|-----|------------|-----|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Flag | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 |
| Set | | | | | | • | | • |

Table 4-22 TCON[88H] register

4.7.4.2 External interrupt signal 0 and 1 level detection

When bit 0 (IT0) in the timer control register (TCON 88H) is "0", external interrupt 0 is level-activated. And when bit 2 (IT1) is "0", external interrupt 1 is also level-activated. With the external interrupt signals in level-detect mode, external interrupts 0 and 1 are level-detected by the equivalent circuit shown in Figure 4-47.

When the level of the external interrupt pin is "0" at S5 timing, the level is latched and the Q output becomes "1". The latched external interrupt signal is set as the external interrupt flag in the timer control register (TCON) at S3 timing. The interrupt flag set by external interrupt signal is always reset at S6 timing of the end of the machine cycle, thereby executing the equivalent of a "level sense" operation. The cycle width of the respective "0" and "1" levels of the external interrupt signal applied to the external interrupt pin in this case must be at least 12 times (12T) the XTAL1.2 oscillator clock cycle time T.

And the external interrupt signal should be held at "0" level until the corresponding interrupt is actually generated.




Figure 4-47 Interrupt level detect equivalent circuit for IT bit "0"

4.7.4.3 External interrupt signal 0 and 1 trigger detection

When bit 0 (IT0) in the timer Control register (TCON 88H) is "1", external interrupt 0 is edge-activated. And when bit 2 (IT1) is "1", external interrupt 1 is also edge-activated. With the external interrupt signals in trigger-detect mode, external interrupts 0 and 1 are trigger-detected by the equivalent circuit shown in Figure 4-48. When the level of the external interrupt pin is "0" at S5 timing, the level is latched at the first stage and the latched Q output becomes "1". The external interrupt signal stored in the first stage latch is transferred to the second stage latch and is subject to digital differentiation until the S3 timing signal. The RS-F/F in the next stage is set by the differentiated output signal.

The external interrupt signal applied to the RS-F/F is synchronized with the $\overline{M2}$ -S3 timing signal to be applied as a trigger for the external interrupt flag in the timer control register (TCON). The RS-F/F is subsequently reset at $\overline{M2}$ -S4 and waits for the next interrupt. Note that the next interrupt signal is invalid until the first stage latch detects level "1" after detecting level "0".

The cycle width of the respective "0" and "1" levels of the external interrupt signal applied to the external interrupt pin in this case must be at least 12 times (12T) the XTAL1-2 oscillator clock cycle time T.




Figure 4-48 Interrupt edge detect equivalent circuit for IT bit "1"

4.7.5 MSM80C154S/MSM83C154S interrupt response time charts

4.7.5.1 Interrupt response time chart when interrupt conditions are satisfied during execution of ordinary instructions in main routine

If interrupt conditions are satisfied during execution of an ordinary instruction (which does not manipulate IE or IP) in the main routine, the MSM80C154S/MSM83C154S calls the interrupt address in the next cycle following completion of the ordinary instruction. The time chart is given in Figure 4-49.




Figure 4-49 Interrupt response time chart when interrupt conditions are satisfied during execution of ordinary instruction in main routine

4.7.5.2 Interrupt response time chart when interrupt conditions are satisfied during execution of IE or IP register operation instruction in main routine

If interrupt conditions are satisfied during execution of an instruction used to manipulate the interrupt enable register (IE) or the interrupt priority register (IP) in the main routine, the MSM80C154S/MSM83C154S reactivates the interrupt mask circuit in the next cycle following completion of the register manipulation instruction. If interrupt conditions were met as a result of the re-interrupt mask, the interrupt address is called in the next cycle. That is, if the interrupt conditions are satisfied during execution of the IE or the IP manipulating instruction, the interrupt address is called after the next instruction is executed following execution of the register manipulating instruction. The time chart is given in Figure 4-50.

* In the MOV data address 1, data address 2 instructions, transfer of data to another register from IE or IP is an exception. (example: MOV ACC, IE)




Figure 4-50 Interrupt response time chart when interrupt conditions are satisfied during execution of IE or IP register manipulating instruction in main routine

4.7.5.3 Interrupt response time chart when an ordinary instruction is executed after temporarily returning to the main routine from continuous interrupt processing

If an ordinary instruction (which does not manipulate IE or IP) is executed after returning to the main routine following execution of the interrupt routine end instruction RETI, and if the next interrupt conditions have been met during execution of a previous interrupt routine, the MSM80C154S/MSM83C154S calls the interrupt address in the next cycle following execution of one main routine instruction. The same occurs when interrupt conditions are satisfied during execution of the first main routine instruction after returning to the main routine from the interrupt routine. The time chart is shown in Figure 4-51.




Figure 4-51 Interrupt response time chart when ordinary instruction is executed after returning to main routine during continuous interrupt processing

4.7.5.4 Interrupt response time chart when an IE or IP manipulating instruction is executed after temporarily returning to the main routine from continuous interrupt processing

If the next interrupt conditions are satisfied during execution of an interrupt processing routine and the interrupt terminating instruction RETI is then executed and followed by a return to the main routine where an instruction which manipulates the interrupt enable register (IE) or interrupt priority register (IP) is executed, the MSM80C154S/MSM83C154S activates the interrupt mask circuit in the next cycle following execution of the register manipulating instruction. And if interrupt conditions are met as a result of the re-interrupt mask, the interrupt address is called in the next cycle. That is, if the instruction executed in the main routine manipulates either IE or IP, the interrupt address is called after two instructions are executed. The time chart is shown in Figure 4-52.




Figure 4-52 Interrupt response time chart when IE or IP manipulating instruction is executed after returning to main routine during continuous interrupt processing

4.8 CPU "Power Down"

4.8.1 Outline

Since the internal MSM80C154S/MSM83C154S circuits have been designed as completely static circuits, all internal information (register data) is preserved if XTAL1.2 oscillation is stopped.

This feature is utilized to incorporate a fuller range of power down modes.

In idle mode (IDLE) where "1" is set in bit 0 (IDL) of the power control register (PCON), XTAL1·2 operation is continued but CPU operations are stopped. In soft power down mode where "1" is set in bit 1 (PD) of the power control register (PCON), XTAL1·2 operation and CPU operations are both stopped.

And in hard power down mode where "1" is set in advance in bit 6 (HPD) of the power control register (PCON), XTAL1.2 and CPU operations are stopped when the level of the power failure detect signal applied to the HPDI pin (P3.5) is changed from "1" to "0".

If "1" is set in bit 0 (ALF) of the I/O control register (IOCON 0F8H) prior to activation of soft and hard power down modes where CPU and XTAL1-2 operations are stopped, the port 0, 1, 2, and 3 outputs can be floated.

CPU power down modes can be released (CPU start-up) by CPU resetting, interrupt generation, and interrupt source signal generation.

Execution can be recommenced from address 0, resumed from the interrupt address or from the next address after the power down setting instruction.

4.8.2 Idle mode (IDLE) setting

Idle mode is set when "1" is set in bit 0 (IDL) of the power control register (PCON 87H). The circuit connections involved in this setting are shown in Figure 4-53.

The idle mode cancellation conditions can be set through manipulation of bit 5 (RPD) of the power control register. When "0" is set in RPD, idle mode cannot be cancelled by the interrupt signal if the corresponding interrupt enable bit has not been set. And if "1" is set in RPD, idle mode is cancelled by setting the interrupt flag and the program is executed from the next address of the idle mode setting instruction, even when the corresponding interrupt enable bit is not set.

In idle mode, the supply of clocks to the CPU control section is stopped and CPU operations are halted. But since XTAL1·2 operations are maintained, the serial port, interrupt circuits, and timer/counters 0, 1, and 2 remain operative.

The CPU pin status during idle mode is outlined in Table 4-23, and the corresponding time charts for starting idle mode are shown in Figures 4-54 and 4-55.




Figure 4-53 Idle mode equivalent circuit

Table 4-23 CPU pin details in idle mode

| Name | Internal ROM | External ROM |
|------------------------|----------------------|----------------------|
| P1.0/T2 | Port data output | Port data output |
| P1.1/T2EX | Port data output | Port data output |
| P1.2 | Port data output | Port data output |
| P1.3 | Port data output | Port data output |
| P1.4 | Port data output | Port data output |
| P1.5 | Port data output | Port data output |
| P1.6 | Port data output | Port data output |
| P1.7 | Port data output | Port data output |
| RESET | "0" level input | "0" level input |
| P3.0/RXD | Port data output | Port data output |
| P3.1/TXD | Port data output | Port data output |
| P3.2/INT0 | Port data output | Port data output |
| P3.3/ INT 1 | Port data output | Port data output |
| P3.4/T0 | Port data output | Port data output |
| P3.5/T1/HPDI | Port data output | Port data output |
| P3.6/WR | Port data output | Port data output |
| P3.7/RD | Port data output | Port data output |
| XTAL 2 | Oscillator operative | Oscillator operative |
| XTAL 1 | Oscillator operative | Oscillator operative |
| Vss | 0 [V] | 0 [V] |
| P2.0 | Port data output | Address 8 output |
| P2.1 | Port data output | Address 9 output |
| P2.2 | Port data output | Address 10 output |
| P2.3 | Port data output | Address 11 output |
| P2.4 | Port data output | Address 12 output |
| P2.5 | Port data output | Address 13 output |
| P2.6 | Port data output | Address 14 output |
| P2.7 | Port data output | Address 15 output |
| PSEN | "1" level output | "1" level output |
| ALE | "1" level output | "1" level output |
| ĒĀ | "1" level input | "0" level input |
| P0.7 | Port data output | Floating |
| P0.6 | Port data output | Floating |
| P0.5 | Port data output | Floating |
| P0.4 | Port data output | Floating |
| P0.3 | Port data output | Floating |
| P0.2 | Port data output | Floating |
| P0.1 | Port data output | Floating |
| P0.0 | Port data output | Floating |
| Vcc | +2.2~+6 [V] | +2.2~+6 [V] |




Figure 4-54 Idle mode setting time chart (internal ROM mode)




Figure 4-55 Idle mode setting time chart (external ROM mode)

4.8.3 Soft power down mode (PD) setting

Soft power down mode (PD) is set when "1" is set in bit 1 (PD) of the power control register (PCON 87H). The circuit connection involved in this setting is shown in Figure 4-56.

Soft power down mode cancellation conditions can be set through manipulation of bit 5 (RPD) of the power control register.

When "0" is set in RPD, soft power down mode cannot be cancelled by the interrupt signal if the corresponding interrupt enable bit has not been set. And if "1" is set in RPD, the power down mode is cancelled by setting the interrupt flag and the program is executed from the next address of the soft power down mode setting instruction, even when the corresponding interrupt enable bit is not set. In soft power down mode, XTAL1.2 operations are halted. Then with all internal data preserved, all CPU operations are stopped apart from timer/counters 0 and 1.

(Timer/counters 0 and 1 operate in external clock mode.)

Note, however, that the soft power down mode can not be set under the following conditions.

4.8.3.1 Caution about software power down mode setting

If the software power down mode can be cancelled by interruption and the following conditions are established, the software power down mode cannot be set.

- (1) If trying to set the software power down mode under the conditions that the mode can be cancelled by external interrupt 0 or 1 and the <u>INTO</u> or <u>INT1</u> pin is set to "0" (either level input or edge input).
- (2) If trying to set the software power down mode under the conditions that the mode can be cancelled by timer 0 or 1 (external clock mode is set) and the T0 or T1 pin is set to "1" when the value of the counter is "FF".

Figures 4-57, 4-58, and 4-59 show power down cancellation circuits by external interrupt or timer interrupt. Note, however, that the soft power down mode can not be set under the following conditions.

The pin output status of ports 0 thru 3 in soft power down mode can be left in port data output status, or set to port output floating status.

The ports are set to data output status by setting bit 0 (ALF) of the I/O control register (IOCON) to "0" when soft power down mode is activated, and to floating status by setting ALF to "1" before activating power down mode. In floating status, the port pins are disconnected electrically from the external circuitry. Apart from pins 2,3, 4, and 5 of port 3, all floating status input port pins may be open, or undefined within the -0.5 to Vcc+0.5V range.

The CPU pin status during soft power down mode (PD) with "0" on the ALF bit is /outlined in Table 424, and the corresponding time charts for starting soft power down mode are shown in Figures 4-60 and 4-61.

The CPU pin status during soft power down mode with "1" on the ALF bit is outlined in Table 4-25, and the corresponding time charts for starting soft power down mode are shown in Figures 4-62 and 4-63.




Figure 4-56 Soft power down mode equivalent circuit




Figure 4-57 Power down cancellation circuit at INTERRUPT level input




Figure 4-58 Power down cancellation circuit at INTERRUPT edge input




Figure 4-59 TIMER0, 1 power down cancellation circuit

Table 4-24 CPU pin details (ALF=0) in soft power down mode (PD)

| Name | Internal ROM | External ROM |
|------------------------|----------------------|----------------------|
| P1.0/T2 | Port data output | Port data output |
| P1.1/T2EX | Port data output | Port data output |
| P1.2 | Port data output | Port data output |
| P1.3 | Port data output | Port data output |
| P1.4 | Port data output | Port data output |
| P1.5 | Port data output | Port data output |
| P1.6 | Port data output | Port data output |
| P1.7 | Port data output | Port data output |
| RESET | "0" level input | "0" level input |
| P3.0/RXD | Port data output | Port data output |
| P3.1/TXD | Port data output | Port data output |
| P3.2/INT0 | Port data output | Port data output |
| P3.3/ INT 1 | Port data output | Port data output |
| P3.4/T0 | Port data output | Port data output |
| P3.5/T1/HPDI | Port data output | Port data output |
| P3.6/WR | Port data output | Port data output |
| P3.7/RD | Port data output | Port data output |
| XTAL 2 | Oscillator operative | Oscillator operative |
| XTAL 1 | Oscillator operative | Oscillator operative |
| Vss | 0 [V] | 0 [V] |
| P2.0 | Port data output | Port data output |
| P2.1 | Port data output | Port data output |
| P2.2 | Port data output | Port data output |
| P2.3 | Port data output | Port data output |
| P2.4 | Port data output | Port data output |
| P2.5 | Port data output | Port data output |
| P2.6 | Port data output | Port data output |
| P2.7 | Port data output | Port data output |
| PSEN | "0" level output | "0" level output |
| ALE | "0" level output | "0" level output |
| ĒĀ | "1" level input | "0" level input |
| P0.7 | Port data output | Floating |
| P0.6 | Port data output | Floating |
| P0.5 | Port data output | Floating |
| P0.4 | Port data output | Floating |
| P0.3 | Port data output | Floating |
| P0.2 | Port data output | Floating |
| P0.1 | Port data output | Floating |
| P0.0 | Port data output | Floating |
| Vcc | *+2.0~+6 [V] | *+2.0~+6 [V] |

^{*} Vcc=+2.0~+6V when internal CPU data is held.




Figure 4-60 Soft power down mode setting time chart (internal ROM mode)




Figure 4-61 Soft power down mode setting time chart (external ROM mode)

Table 4-25 CPU pin details (ALF=1) in soft power down mode (PD)

| Name | Internal ROM | External ROM |
|------------------------|----------------------|----------------------|
| P1.0/T2 | Floating | Floating |
| P1.1/T2EX | Floating | Floating |
| P1.2 | Floating | Floating |
| P1.3 | Floating | Floating |
| P1.4 | Floating | Floating |
| P1.5 | Floating | Floating |
| P1.6 | Floating | Floating |
| P1.7 | Floating | Floating |
| RESET | "0" level input | "0" level input |
| P3.0/RXD | Floating | Floating |
| P3.1/TXD | Floating | Floating |
| P3.2/INT0 | External data input | External data input |
| P3.3/ INT 1 | External data input | External data input |
| P3.4/T0 | External data input | External data input |
| P3.5/T1/HPDI | External data input | External data input |
| P3.6/WR | Floating | Floating |
| P3.7/RD | Floating | Floating |
| XTAL 2 | Oscillator operative | Oscillator operative |
| XTAL 1 | Oscillator operative | Oscillator operative |
| Vss | 0 [V] | 0 [V] |
| P2.0 | Floating | Floating |
| P2.1 | Floating | Floating |
| P2.2 | Floating | Floating |
| P2.3 | Floating | Floating |
| P2.4 | Floating | Floating |
| P2.5 | Floating | Floating |
| P2.6 | Floating | Floating |
| P2.7 | Floating | Floating |
| PSEN | "0" level output | "0" level output |
| ALE | "0" level output | "0" level output |
| ĒĀ | "1" level input | "0" level input |
| P0.7 | Floating | Floating |
| P0.6 | Floating | Floating |
| P0.5 | Floating | Floating |
| P0.4 | Floating | Floating |
| P0.3 | Floating | Floating |
| P0.2 | Floating | Floating |
| P0.1 | Floating | Floating |
| P0.0 | Floating | Floating |
| Vcc | *+2.0~+6 [V] | *+2.0~+6 [V] |

^{*} Vcc=+2.0~+6V when internal CPU data is held.




Figure 4-62 Soft power down mode setting and I/O floating time chart (internal ROM mode)




Figure 4-63 Soft power down mode setting and I/O floating time chart (external ROM mode)

4.8.4 Hard power down mode (HPD) setting

To set hard power down mode (HPD), "1" is set in bit 6 (HPD) of the power control register (PCON 87H) in advance to attain the circuit connections shown in Figure 4-61. Hard power down mode is set when the level of the power failure detect signal applied to the HPDI pin (bit 5 of port 3) is changed from level "1" to level "0". XTAL1·2 operations are stopped in this mode. And while all internal data is retained, the CPU operations also are stopped apart from timer/counter 0 and 1. (Timer/counters 0 and 1 operate in external clock mode.)

The pin output status of ports 0 thru 3 in hard power down mode can be left in port data output status, or set to port output floating status.

The ports are set to data output status by setting bit 0 (ALF) of the I/O control register (IOCON 0F8H) to "0" when hard power down mode is activated, and to floating status by setting ALF to "1" before activating power down mode. In floating status, the port pins are disconnected electrically from the external circuitry.

Apart from pins 2, 3, 4, and 5 of port 3, all floating status input port pins may be open, or undefined within the -0.5 to Vcc+0.5 V range.

The CPU pin status during hard power down mode (HPD) with "0" on the ALF bit is outlined in Table 4-26, and the corresponding time charts for starting hard power down mode are shown in Figures 4-65 and 4-66.

And the CPU pin status during hard power down mode (HPD) with "1" on the ALF bit is outlined in Table 4-27, and the corresponding time charts for starting hard power down mode are shown in Figures 4-67 and 4-68.




Figure 4-64 Hard power down mode equivalent circuit

Table 4-26 CPU pin details (ALF=0) in hard power down mode (HPD)

| Name | Internal ROM | External ROM |
|--------------|----------------------|----------------------|
| P1.0/T2 | Port data output | Port data output |
| P1.1/T2EX | Port data output | Port data output |
| P1.2 | Port data output | Port data output |
| P1.3 | Port data output | Port data output |
| P1.4 | Port data output | Port data output |
| P1.5 | Port data output | Port data output |
| P1.6 | Port data output | Port data output |
| P1.7 | Port data output | Port data output |
| RESET | "0" level input | "0" level input |
| P3.0/RXD | Port data output | Port data output |
| P3.1/TXD | Port data output | Port data output |
| P3.2/ĪNT0 | Port data output | Port data output |
| P3.3/ĪNT1 | Port data output | Port data output |
| P3.4/T0 | Port data output | Port data output |
| P3.5/T1/HPDI | "0" level input | "0" level input |
| P3.6/WR | Port data output | Port data output |
| P3.7/RD | Port data output | Port data output |
| XTAL 2 | Oscillator operative | Oscillator operative |
| XTAL 1 | Oscillator operative | Oscillator operative |
| Vss | 0 [V] | 0 [V] |
| P2.0 | Port data output | Port data output |
| P2.1 | Port data output | Port data output |
| P2.2 | Port data output | Port data output |
| P2.3 | Port data output | Port data output |
| P2.4 | Port data output | Port data output |
| P2.5 | Port data output | Port data output |
| P2.6 | Port data output | Port data output |
| P2.7 | Port data output | Port data output |
| PSEN | "0" level output | "0" level output |
| ALE | "0" level output | "0" level output |
| ĒĀ | "1" level input | "0" level input |
| P0.7 | Port data output | Floating |
| P0.6 | Port data output | Floating |
| P0.5 | Port data output | Floating |
| P0.4 | Port data output | Floating |
| P0.3 | Port data output | Floating |
| P0.2 | Port data output | Floating |
| P0.1 | Port data output | Floating |
| P0.0 | Port data output | Floating |
| Vcc | *+2.0~+6 [V] | *+2.0~+6 [V] |

^{*} Vcc=+2.0~+6V when internal CPU data is held.




Figure 4-65 Hard power down mode setting time chart (internal ROM mode)




Figure 4-66 Hard power down mode setting time chart (external ROM mode)

Table 4-27 CPU pin details (ALF=1) in hard power down mode (HPD)

| Name | Internal ROM | External ROM |
|--------------|----------------------|----------------------|
| P1.0/T2 | Floating | Floating |
| P1.1/T2EX | Floating | Floating |
| P1.2 | Floating | Floating |
| P1.3 | Floating | Floating |
| P1.4 | Floating | Floating |
| P1.5 | Floating | Floating |
| P1.6 | Floating | Floating |
| P1.7 | Floating | Floating |
| RESET | "0" level input | "0" level input |
| P3.0/RXD | Floating | Floating |
| P3.1/TXD | Floating | Floating |
| P3.2/INT0 | External data input | External data input |
| P3.3/INT1 | External data input | External data input |
| P3.4/T0 | External data input | External data input |
| P3.5/T1/HPDI | "0" level input | "0" level input |
| P3.6/WR | Floating | Floating |
| P3.7/RD | Floating | Floating |
| XTAL 2 | Oscillator operative | Oscillator operative |
| XTAL 1 | Oscillator operative | Oscillator operative |
| Vss | 0 [V] | 0 [V] |
| P2.0 | Floating | Floating |
| P2.1 | Floating | Floating |
| P2.2 | Floating | Floating |
| P2.3 | Floating | Floating |
| P2.4 | Floating | Floating |
| P2.5 | Floating | Floating |
| P2.6 | Floating | Floating |
| P2.7 | Floating | Floating |
| PSEN | "0" level output | "0" level output |
| ALE | "0" level output | "0" level output |
| ĒĀ | "1" level input | "0" level input |
| P0.7 | Floating | Floating |
| P0.6 | Floating | Floating |
| P0.5 | Floating | Floating |
| P0.4 | Floating | Floating |
| P0.3 | Floating | Floating |
| P0.2 | Floating | Floating |
| P0.1 | Floating | Floating |
| P0.0 | Floating | Floating |
| Vcc | *+2.0~+6 [V] | *+2.0~+6 [V] |

^{*} Vcc=+2.0~+6V when internal CPU data is held.




Figure 4-67 Hard power down mode setting and I/O floating time chart (internal ROM mode)




Figure 4-68 Hard power down mode setting and I/Of loating time chart (external ROM mode)

4.9 CPU Power Down Mode (IDLE, PD, and HPD) Cancellation (CPU Activation)

4.9.1 Outline

CPU power down mode (IDLE, PD, and HPD) can be cancelled (CPU activation) in the following two ways.

The CPU is reset when a "1" reset signal is applied to the CPU RESET pin, and the program is executed from address 0. This method can be used in IDLE, PD, and HPD modes. By generating the respective interrupt source signals, the program can be executed from the interrupt address, and can also be continued from the next address after the stop address. This method can be used in IDLE and PD modes.

4.9.2 Cancellation by CPU resetting (RESET pin)

The CPU is reset when a "1" level signal is applied (for at least 1μ Asec.) to the CPU RESET pin, and the CPU power down mode (IDLE, PD, or HPD) is cancelled. Programs are subsequently executed by the CPU from address 0. The reset cancellation time charts are outlined in Figures 4-69 thru 4-74.




Figure 4-69 Restart from idle mode by reset (internal ROM mode)




Figure 4-70 Restart from idle mode by reset (external ROM mode)




Figure 4-71 Restart from soft power mode by reset (internal ROM mode)




Figure 4-72 Restart from soft power mode by reset (external ROM mode)




Figure 4-73 Restart from hard power down mode by reset (internal ROM mode)




Figure 4-74 Restart from hard power down mode by reset (external ROM mode)

4.9.3 Cancellation of CPU power down mode (IDLE, PD) by interrupt signal

When idle mode (IDLE) and soft power down mode (PD) are cancelled by interrupt signal, power down mode cancellation condition is determined by bit 5 (RPD) of the power control register (PCON 87H) shown in Table 4-29.

When RPD is "0", power down mode can be cancelled by interrupt signal and CPU executes program from the interrupt address only when the CPU has been set to interrupt enable status

And when RPD is "1", power down mode can be cancelled and resumes execution from the next address after the stop address if "1" is set in the interrupt flag by interrupt signal even when the CPU is in interrupt disable mode.

The conditions for cancellation of power down mode by interrupt signal can thus be specified by the RPD content.

| | SMOD | HPD | RPD | _ | GF1 | GF0 | PD | IDL |
|-----|------|-----|-----|---|-----|-----|----|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Set | | | • | | | | | |

Table 4-29 Power control register (PCON 87H)

4.9.3.1 Cancellation of CPU power down mode (IDLE, PD) from interrupt address

To cancel idle mode (IDLE) or soft power down mode (PD) and resume execution from the interrupt address, an interrupt is specified in the interrupt enable register (IE 0A8H) prior to setting CPU power down mode and "0" is set in bit 5 (RPD) of the power control register (PCON 87H).

All six interrupts can be used to cancel idle mode. The interrupt conditions are satisfied when "1" is set in the specified interrupt flag in TCON, T2CON, or SCON. Clock signals are then passed to the CPU, and execution is commenced from the interrupt address.

Soft power down mode (PD) can be cancelled by four different interrupts - external interrupts 0 and 1, and timer interrupts 0 and 1. (Timer/counters 0 and 1 are operated in external clock mode.)

The external interrupts are generated by "0" level being applied to either the INT0 or INT1 pin. When the specified interrupt flag in TCON is set to "1" to satisfy the interrupt conditions, XTAL1.2 operation is commenced, and the program is executed from the interrupt address. When the interrupt routine is completed, the program returns to the next address after the stop address.

If all interrupts have been disabled, however, CPU power down mode cannot be cancelled from the interrupt address by this method. A "1" reset signal must be applied to the RESET pin and execution commenced from address 0 in this case. The equivalent circuit involved in CPU power down mode cancellation by interrupt is shown in Figure 4-75, and the CPU power down mode (PD, HPD) cancellation time charts are shown in Figures 4-76 thru 4-79.

INTERNAL SPECIFICATIONS




Figure 4-75 Equivalent circuit for, DLE and PD mode rancellation by interrupt signal




Figure 4-76 Restart from idle mode by interrupt INT0 or 1 (internal ROM mode)




Figure 4-77 Restart from idle mode by interrupt INT0 or 1 (external ROM mode)




Figure 4-78 Restart from soft power down mode by Interrupt INT0 or 1 (internal ROM mode)




Figure 4-79 Restart from soft power down mode by interrupt INT0 or 1 (external ROM mode)

4.9.3.2 Cancellation of CPU power down mode (IDLE, PD) by interrupt request signal and restart from next address of stop address

To cancel idle mode (IDLE) or soft power down mode (PD) by interrupt request signal and then resume execution from the next address after the stop address, "1" is set in bit 5 (RPD) of the power control register. When "1" is set in this bit, the circuit connections shown in Figure 4-80 are made, and the CPU power down mode is cancelled when the interrupt flag has been set to "1", even if the entire contents of the interrupt enable register (IE 0A8H) have been put into interrupt disable status.

All six interrupt sources can be used to cancel idle mode (IDLE). If an interrupt source is generated and "1" is set in one of the interrupt flags in TCON, T2CON, or SCON, clock signals are passed to the CPU control stage, and execution is resumed from the next address after the stop address.

Soft power down mode (PD) can be cancelled by four different interrupt sources - external interrupts 0 and 1, and timer interrupts 0 and 1. The external interrupt flag is set by "0" level being applied to either the $\overline{INT0}$ or $\overline{INT1}$ pin. And timer/counters 0 and 1 are used in external clock mode. When one of the interrupt flags in TCON is set to "1", XTAL1-2 operation is commenced, and the program is executed from the next address after the stop address. Note, however, that the interrupt flags are reset by software. The cancellation time charts are shown in Figures 4-81 thru 4-84.




Figure 4-80 Equivalent circuit for power down mode cancellation and restart by interrupt source signal

INTERNAL SPECIFICATIONS




Figure 4-81 Restart from idle mode by INT0 or 1 (internal ROM mode)




Figure 4-82 Restart from idle mode by INT0 or 1 (external ROM mode)




Figure 4-83 Restart from soft power down mode by INT0 or 1 (internal ROM mode)




Figure 4-84 Restart from soft power down mode by INT0 or 1 (external ROM mode)

4.10 MSM80C154S/83C154S Battery Backup with Hard Power Down Mode

Figures 4-85-1/2 and 2/2 show the examples of the MSM80C154S/83C154S battery backup circuits with hard power down mode. The hard power down mode serves to retain data stored in the CPU and external RAM if the AC 100V power failure occurs. Figure 4-85-1/2 shows the CPU, power failure detector, and external RAM control unit. Figure 4-85-2/2 shows the external RAM. The power failure detection voltage is set up by VR of the circuit A of Figure 4-85-1/2.

If the AC 100V power failure occurs when the power failure detection voltage is 4.5V, the circuit works as described below.

When the power failure occurs, the internal power supply voltage VCA goes down from 5V to 0V. When the VCA goes down less than 4.5V, a power failure detection signal is output from the A circuit to the B circuit.

If data is being transferred between the CPU and external RAM during the detection of power failure, information on power failure is stored in RS-F/F of the B circuit, when data transfer ends. When information on on power failure is stored in RS-F/F, the I/O control signal goes from "1" level to "0" level, which separates the external RAM and the peripheral circuit electrically to retain data in the external RAM. At the same time, a hard power down signal is output, the T1 pin of the CPU goes from "1" level to "0" level, and the CPU enters the hard power down mode.

If the I/O port is ready to output data during hard power down mode, electric current flows to the external via a 100KW pull-up resistance of the T1 pin.

The current flow to the external can be prevented by setting "1" into bit 0 (ALF) of IOCON (0F8H) when setting the hard power down mode. If the hard power down mode is set when ALF is at "1" level, electric current does not flow from the T1 pin to the external because I/O becomes a floating state.

When AC 100V power supply is restored and the internal VCA goes from 0V to 5V, the hard power down mode is cancelled.

When VCA exceeds 4.5V, the A circuit stops outputting a power failure signal for the B circuit. When a power failure signal is not output, the power failure memory RS-F/F of the B circuit is reset after a time constant of the internal 200W and 10mF, and the external RAM I/O control signal and hard power down signal turn from "0" level to "1" level.

When RS-F/F is reset, a CPU reset signal is output and the CPU's power down mode is cancelled. The CPU starts the operation of XTAL1, 2 and executes a command starting from address 0.




Figure 4-85-1/2 MSM80C154S/83C154S battery back up with hard power down mode

INTERNAL SPECIFICATIONS




Figure 4-85-2/2 MSM80C154S/83C154S battery back up with hard power down mode

5. INPUT/OUTPUT PORTS

5. INPUT/OUTPUT PORTS

5.1 Outline

MSM80C154S/MSM83C154S is equipped with four 8-bit input/output ports. The functions of these four ports (port 0, 1, 2, and 3) are listed below.

- 1) Port 0: Input/output bus port, address output port, and data input/output port.
- 2) Port 1: Quasi-bidirectional input/output port and control input pin.
- 3) Port 2: Quasi-bidirectional input/output port and address output port.
- 4) Port 3: Quasi-bidirectional input/output port and control input/output pin.

5.2 Port 0

Port 0 is an 8-bit input/output port. The circuit configuration is shown in Figure 5-1. When port 0 is used as an input/output port in internal ROM mode (MSM83C154S), the equivalent circuit is indicated in Figure 5-2. When operated as an output port, port 0 becomes an open drain output port, and when operated as an input port, "1" should be set in the port 0 latch to put the port 0 pin into floating status prior to using the port for input purposes.

When port 0 is used in external ROM mode (MSM80C154S) and external RAM mode, the equivalent circuit is shown in Figure 5-3 where addresses and data outputs are obtained as "1" and "0" by totem pole output driver. When data from external ROM or external RAM is applied as input data, port 0 automatically becomes a tri-state input port. When the CPU is reset or when an external ROM or external RAM is accessed, "1" data is set automatically in the port 0 latch. The port 0 pin table is shown in Table 5-1.




Figure 5-1 Port 0 internal equivalent circuit

INPUT/OUTPUT PORTS




Figure 5-2 Port 0 input/Output port equivalent circuit in internal ROM mode




Figure 5-3 Port 0 equivalent circuit during address and data input/output in external ROM/RAM mode

Table 5-1 Port 0 pin table

| | PORT0 | Accumulator bit | Address |
|---|-------|-----------------|---------|
| 1 | P0.0 | ACC.0 | PC -0 |
| 2 | P0.1 | ACC.1 | PC -1 |
| 3 | P0.2 | ACC.2 | PC -2 |
| 4 | P0.3 | ACC.3 | PC -3 |
| 5 | P0.4 | ACC.4 | PC -4 |
| 6 | P0.5 | ACC.5 | PC -5 |
| 7 | P0.6 | ACC.6 | PC -6 |
| 8 | P0.7 | ACC.7 | PC -7 |

5.3 Port 1

Port 1 is a quasi-bidirectional port capable of handling input and output of 8-bit data in the circuit configuration outlined in Figure 5-4.

A "quasi-bidirectional port" refers to a port which has internal pull-up resistance when used as an input port. The internal equivalent circuit is shown in Figure 5-5.

If a quasi-bidirectional port is used exclusively as an output port, the port output driver becomes a totem-pole type for driving "1" and "0" data. The output impedance during output of "1" data is approximately 9 kohm, while a sink current is 1.6mA during output of "0" data. When used as an output port, the "1" data accelerator circuit is activated for a period equivalent to two XTAL1·2 oscillator clocks only when the output data is shifted from "0" to "1". During this data acceleration operation, the "1" output impedance is changed to about 500 ohms, the IOH current is increased, and the output signal leading edge is speeded up. The accelerator circuit operation time chart is given in Figure 5-6. Once port output data has been written in port latch it is preserved until output of the next item of data.

If a quasi-bidirectional port is used exclusively as an input port, "1" data is first set in the port latch in advance. When the input signal applied to the input port is changed from level "1" to level "0", the port 10 kohm pull-up resistance is disconnected from the VCC, leaving only the 100 kohm pull-up resistance for reducing external IIL current. And when the input signal is changed from level "0" to level "1", the 10 kohm resistance is reconnected, thereby connecting the 10 and 100 kohm resistances to the VCC supply in parallel. The quasi-bidirectional port input equivalent circuit is outlined in Figure 5-7.

To change port 1 from a quasi-bidirectional input port to a high impedance input port, "1" is set in bit 1 (P1HZ) of the I/O control register (IOCON 0F8H). The output driver circuit is thus disconnected from the port pin and the port becomes a high impedance input port. The signal levels applied to high impedance input ports are normal "0" and "1" level signals. The pins cannot be used in open status.

The bit 0 and bit 1 of port 1 have alternate functions apart from serving as port pins. Bit 0 can function as the external clock input pin for timer/counter 2, and bit 1 can function as the capture signal input pin for timer/counter 2, or as the auto reload signal input pin, or as the external timer flag 2 setting pin, depending on the timer/counter 2 operation mode.

When the bit 0 and 1 pins are to be used as timer/counter 2 control pins, "1" must be set in the port in advance.

And if port output is to be put into floating status during CPU power down mode (PD, HPD), "1" is to be set in bit 1 (ALF) of the I/O control register (IOCON 0F8H) before CPU power down mode is activated. Floated port 1 pins may be either open, or undefined within the -0.5 to Vcc +0.5V range.

And when port 1, 2, and 3 quasi-bidirectional ports are used as input ports, the port pull-up resistance may be set only to 100 kohms. If "1" is set in bit 4 (IZC) of the I/O control register (IOCON 0F8H), the 10 kohm pull-up resistance for ports 1, 2, and 3 is all disconnected from Vcc, leaving only the 100 kohm resistance. This mode is useful when input data is applied to the quasi-bidirectional port by external devices having low output driving capacity (high output impedance). The port 1 CPU control pin functions are listed in Table 5-2, and the port pin list is given in Table 5-3.





Figure 5-4 Port 1 internal equivalent circuit

INPUT/OUTPUT PORTS






Figure 5-5 Quasi-bidirectional port equivalent circuit






Figure 5-6 Quasi-bidirectional port accelerator circuit operation time chart

INPUT/OUTPUT PORTS



(A) "1" data writing equivalent circuit






Figure 5-7 Quasi-bidirectional port input equivalent circuit

Table 5-2 Port 1 CPU control pin table

| PORT1 | Function | | |
|-------|---|--|--|
| P1.0 | T2 [TIMER COUNTER 2 EXTERNAL CLOCK] | | |
| P1.1 | T2EX [TIMER COUNTER 2 EXTERNAL CONTROL] | | |

Table 5-3 Port 1 pin table

| | PORT1 | Accumulator bit |
|---|-------|-----------------|
| 1 | P1.0 | ACC.0 |
| 2 | P1.1 | ACC.1 |
| 3 | P1.2 | ACC.2 |
| 4 | P1.3 | ACC.3 |
| 5 | P1.4 | ACC.4 |
| 6 | P1.5 | ACC.5 |
| 7 | P1.6 | ACC.6 |
| 8 | P1.7 | ACC.7 |

5.4 Port 2

Port 2 can function as a quasi-bidirectional port capable of handling input and output of 8-bit data in the circuit configuration outlined in Figure 5-8. It can also be used for output of addresses 8 thru 15 in external ROM and external RAM (using DPTR) modes. When port 2 is used as a quasi-bidirectional port, it functions in much the same way as port 1. Note, however, that the port 2 "1" data accelerator circuit operates for a period equivalent to four XTAL1-2 oscillator clocks.

Output of addresses 8 thru 15 obtained from port 2 is activated by the circuit outlined in Figure 5-9. When the address output data is "1", the "1" data accelerator circuit is activated during output of the data, resulting in a higher driving capacity.

To change port 2 from a quasi-bidirectional input port to a high impedance input port, "1" is set in bit 2 (P2HZ) of the I/O control register (IOCON 0F8H). The output driver circuit is thus disconnected from the port pin and the port becomes a high impedance input port. The signal levels applied to high impedance input ports are normal "0" and "1" level signals. The pins cannot be used in open status.

When port outputs are floated in CPU power down mode (PD, HPD), the port 2 pins may be either open, or undefined within the –0.5 to Vcc+0.5V range. The port 2 pin table is given in Table 5-4.




Figure 5-8 Port 2 internal equivalent circuit




Figure 5-9 Port 2 address output equivalent circuit for external memory

Table 5-4 Port 2 pin table

| | PORT2 | Accumulator bit | Address |
|---|-------|-----------------|--------------|
| 1 | P2.0 | ACC.0 | PC -8 |
| 2 | P2.1 | ACC.1 | PC -9 |
| 3 | P2.2 | ACC.2 | PC -10 |
| 4 | P2.3 | ACC.3 | PC RA -11 |
| 5 | P2.4 | ACC.4 | PC -12 |
| 6 | P2.5 | ACC.5 | PC -13 |
| 7 | P2.6 | ACC.6 | PC -14 |
| 8 | P2.7 | ACC.7 | PC -15 |

5.5 Port 3

Port 3 can function as a quasi-bidirectional port capable of handling input and output of 8-bit data in the circuit configuration outlined in Figure 5-10, and can also be used as a CPU control pin.

When port 3 is used as a quasi-bidirectional port, all functions are identical to those described for port 1. And when used as a CPU control pin, the port is used after first setting "1" data in the port latch. Note that if the port is used with "0" port latch data, the CPU control signal is ANDed (logical product) with the port "0" data, resulting in the CPU control signal remaining at "0" level.

To change port 3 from a quasi-bidirectional input port to a high impedance input port, "1" is set in bit 3 (P3HZ) of the I/O control register (IOCON 0F8H). The output driver circuit is thus disconnected from the port pin (floating pin status) and the port becomes a high impedance input port. The signal levels applied to high impedance input ports are normal "0" and "1" level signals. The pins cannot be used in open status.

When port outputs are floated in CPU power down mode (PD, HPD), normal "0" and "1" level signals are applied to pins 2 thru 5 of port 3, and pins 0, 1, 6, and 7 may be either open, or undefined within the -0.5 to Vcc+0.5V range. The CPU control function pins are listed in Table 5-5, and the port 3 pin table is given in Table 5-6.




Figure 5-10 Port 3 internal equivalent circuit

Table 5-5 Port 3 CPU control pin function table

| PORT3 | | PORT 3 PIN ALTERNATE FUNCTION |
|-------|------|-------------------------------------|
| P3.0 | RXD | [SERIAL INPUT PORT] |
| P3.1 | TXD | [SERIAL OUTPUT PORT] |
| P3.2 | ĪNT0 | [EXTERNAL INTERRUPT 0] |
| P3.3 | ĪNT1 | [EXTERNAL INTERRUPT 1] |
| P3.4 | T0 | [TIMER/COUNTER 0 CLOCK] |
| P3.5 | T1 | [TIMER/COUNTER 1 CLOCK] |
| P3.5 | HPDI | [HARD POWER DOWN INPUT] |
| P3.6 | WR | [EXTERNAL DATA MEMORY WRITE STROBE] |
| P3.7 | RD | [EXTERNAL DATA MEMORY READ STROBE] |

Table 5-6 Port 3 pin table

| | PORT3 | Control | Accumulator bit |
|---|-------|---------|-----------------|
| 1 | P3.0 | RXD | ACC.0 |
| 2 | P3.1 | TXD | ACC.1 |
| 3 | P3.2 | ĪNT0 | ACC.2 |
| 4 | P3.3 | ĪNT1 | ACC.3 |
| 5 | P3.4 | T0 | ACC.4 |
| 6 | P3.5 | T1/HDPI | ACC.5 |
| 7 | P3.6 | WR | ACC.6 |
| 8 | P3.7 | RD | ACC.7 |

5.6 Port 0, 1, 2, and 3 Output and Floating Status Settings in CPU Power Down Mode (PD, HPD)

The port 0, 1, 2, and 3 output status can be set to either data output or floating when MSM80C154S/MSM83C154S is in power down mode (PD, HPD).

To set these ports to output status in power down mode, bit 0 (ALF) of the I/O control register (IOCON 0F8H) is reset to "0" before PD or HPD mode is activated (see Figure 5-11). The CPU is then stopped with the ports in data output status when power down mode is started. And to set the ports to floating status in power down mode, "1" is set in bit 0 (ALF) of the I/O control register (IOCON 0F8H) before PD or HPD mode is activated (see Figure 5-11). The port output driver is disconnected from the port pins when power down mode is started. If "1" output from port becomes a power supply factor in respect to the external circuits when PD or HPD mode is activated in port data output mode, the PD or HPD mode should be activated after the port data is reset to "0" by software. And in the reverse case, PD or HPD mode is activated after the port data is set to "1".

When port pins are in floating status during PD or HPD mode, the port pin status of all pins except pins 2 thru 5 of port 3 may be either open or undefined in the –0.5 to Vcc+0.5V range. This mode is used only in battery back-up of CPU data.




Figure 5-11 Control circuit for ports 0, 1, 2, 3 by IOCON

5.7 High Impedance Input Port Setting of Each Ouasi-bidirectional Port 1, 2, and 3

Each of the quasi-bidirectional input ports 1, 2, and 3 can be set as high impedance input ports.

This high impedance condition is achieved by setting "1" in bits 1 (P1HZ), 2 (P2HZ), and 3 (P3HZ) of the I/O control register (IOCON 0F8H) shown in Figure 5-11. Port 1 is set by P1HZ, port 2 by P2HZ, and port 3 by P3HZ. When the each bit is set to "1", the port output driver is disconnected from the port pins, and the quasibidirectional input ports become high impedance input ports.

After being changed to high impedance input ports, the port latch data modify instructions and the input instructions for external input signals can still be used.

Normal "0" and "1" level signals must be applied to high impedance input ports. The pins cannot be used in open status.

5.8 100 kohm Pull-Up Resistance Setting for Quasi-bidirectional Input Ports 1, 2, and 3

Another of the MSM80C154S/MSM83C154S functions disconnects the 10 k Ω pull-up resistance from the power supply Vcc in the parallel connection of 10/100 k Ω pull-up resistances to the quasi-bidirectional input ports.

In normal operations, the 10 k Ω pull-up resistance is disconnected from the VCC power supply when the level of the signal applied to the quasi-bidirectional input port is changed from "1" to "0", thereby reducing the external IIL current because of the remaining only the 100 k Ω pull-up resistance.

When the level of the signal applied to the port is then changed from "0" to "1", the 10 $\,\mathrm{k}\Omega$ resistance is reconnected to VCC, and the port is pulled up by the 10 and 100 $\mathrm{k}\Omega$ resistances connected in parallel. The resultant pull-up resistance is about 9 $\mathrm{k}\Omega$ and the effect of random "0" noise is suppressed. But where an external device with low driving capacity is used to apply a "0" level signal to a quasi-bidirectional input port, the driving current may not be enough to change the port level to "0". To overcome this problem, the CPU has been designed to disconnect the 10 $\,\mathrm{k}\Omega$ pull-up resistance from the power supply leaving only the 100 $\mathrm{k}\Omega$ resistance. This enables devices with low driving capacity to drive the quasi-bidirectional input ports.

The pull-up resistance for all quasi-bidirectional input ports 1, 2, and 3 can be set to 100 $\,\mathrm{k}\Omega$ by setting "1" in bit 4 (IZC) of the I/O control register (IOCON 0F8H) shown in Figure 5-11 to disconnect the 10 $\,\mathrm{k}\Omega$ resistance from Vcc.

5.9 Precautions When Driving External Transistors by Ouasi-bidirectional Port Output Signals

The following points must be carefully considered when quasi-bidirectional ports are used to drive a transistor by the circuit shown in Figure 5-12.

Even though the CPU output in this circuit is at "1" level, the port output pin level may be clamped by the base-emitter voltage VBE (0.7V) of an external NPN transistor, resulting in a pin level of "0".




Figure 5-12 NPN transistor direct connection circuit

When the pin level is dropped to "0", the CPU disconnects the 10 k Ω pull-up resistance from the power supply, leaving only the 100 k Ω pull-up resistance connected. Since the base current IB of an external NPN transistor is supplied via the 100 k Ω resistance, the transistor collector current IC may be reduced to a level insufficient for driving purposes.

To resolve this problem, diode can be inserted between the transistor base and CPU pin as indicated in Figure 5-13 to achieve a pin level of "1" by level shift. or by using a PNP transistor as indicated in Figure 5-14 where the external transistor is driven by a "0" level port output, this problem is solved.




Figure 5-13 Drive circuit for NPN transistor by level shifter




Figure 5-14 PNP transistor direct connection drive circuit

5.10 Port Output Timing

1) One machine cycle instruction output timing





Figure 5-15 One machine cycle instruction port output time chart

Two machine cycle instruction output timing



MOV data address 1, data address 2

ORL data address, # data

MOV bit address, C

ANL data address, # data

XRL data address, # data

JBC bit address, code address

POP data address

MOV data address, @Rr

MOV data address, Rr

Figure 5-16 Two machine cycle instruction port output time chart

5.11 Port Data Manipulating Instructions

The MSM80C154S/MSM83C154S port operation instructions for ports 0, 1, 2, and 3 are divided into two groups-one where external signals applied to the port pin are used according to the instruction to be used, and the other where port latch data uneffected by the external signals is used. Instructions which use port latch data are listed below.

INC data address

DEC data address

ORL data address, # data

ANL data address, # data

XRL data address, # data

ORL data address, A

ANL data address, A

XRL data address, A

CPL bit address

JBC bit address, code address

DJNZ data address, code address

PUSH data address

INPUT/OUTPUT PORTS

MSM80C154/83C154/85C154

6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

| Parameter | Symbol | Conditions | Rating | Unit |
|----------------|--------|------------|-------------------|------|
| Supply voltage | Vcc | Ta=25°C | -0.5~7 | V |
| Input voltage | Vı | Ta=25°C | -0.5~Vcc+0.5 | V |
| Storage | т. | | FF 11F0 | °C |
| temperature | Tstg | _ | _55~ + 150 | °C |


6.2 Operational Ranges

| Parameter | Symbol | Conditions | Rating | Unit | |
|---------------------|---------|-------------------------|----------------------------------|--------|--|
| Supply voltage | Vcc | See below | 2.0~6 | ٧ | |
| Memory hold | Vcc | f _{OSC} = 0 Hz | 2~6 | V | |
| voltage | VCC | (Oscillation stop) | 2~0 | V | |
| Oscillation | food | See below | 1~24*1 | N41.1- | |
| frequency | fosc | See below | 1~24 ' | MHz | |
| External clock | fextclk | See below | 0~24 | MHz | |
| operating frequency | IEXTCLK | See below | 0~24 | IVITZ | |
| Ambient | Та | | -40~+85* ² |) | |
| temperature | ı a | _ | -4 0~+85 ² | °C | |

^{*1} Dpends on the specifications for the oscillator or ceramic resonator.

The MSM85C154HVS is guaranteed for operation at frequencies of up to 22 MHz.

^{*2} The MSM85C154HVS is guaranteed for operation at ordinary temperatures.



6.3 DC Characteristics 1

 $(VCC=4.0 \text{ to } 6.0V, VSS=0V, Ta=-40^{\circ}C \text{ to } +85^{\circ}C)$

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit | Measuring Circuit |
|---|---------|--|----------------|-----|----------------|------|----------------------|
| Input Low Voltage | VIL | _ | -0.5 | _ | 0.2Vcc -0.1 | V | |
| Input High Voltage | VIH | Except XTAL1, EA and RESET | 0.2Vcc +0.9 | _ | Vcc+0.5 | V | |
| Input High Voltage | VIH1 | XTAL1 and EA | 0.7Vcc | | Vcc+0.5 | V | |
| Output Low Voltage [PORT 1, 2,3] | VoL | IOL=1.6mA | _ | _ | 0.45 | V | |
| Output Low Voltage [PORT 0, ALE, PSEN] | VOL1 | IOL=3.2mA | _ | _ | 0.45 | V | 1 |
| Output High Voltage | Vон | Іон=-60μА | 2.4 | _ | _ | V | |
| [PORT 1, 2,3] | | Іон=–30μΑ | 0.75Vcc | _ | _ | V | |
| | | Іон=–10μΑ | 0.9Vcc | _ | _ | V | |
| | | Іон=–400μА | 2.4 | _ | _ | V | |
| Output High Voltage | VOH1 | Vcc=5V±10% | | | | | |
| [PORT 0, ALE, PSEN] | | Іон=–150μА | 0.75Vcc | _ | _ | V | |
| | | Іон=–40μА | 0.9Vcc | _ | _ | V | |
| Logical 0 Input Current/ logical 1 Output Current [PORT 1, 2,3] | IIL/IOH | VI=0.45V/VO=0.45V | - 5 | _ | -80 | μΑ | |
| Logical 1 to 0 Transition Current [PORT 1, 2,3] | l⊤∟ | VI=2.0V | _ | _ | -500 | μΑ | 2 |
| Input Leakage Current [PORT 0 loating, EA] | I⊔ | Vss <vi<vcc< td=""><td>_</td><td>_</td><td>±10</td><td>μА</td><td>3</td></vi<vcc<> | _ | _ | ±10 | μА | 3 |
| RESET Pull-down | RRST | _ | 20 | 40 | 125 | kΩ | 2 |
| Resistor | | | | | | | |
| Pin Capacitance | Cio | Ta=25°C, f=1MHz [except XTAL1] | _ | _ | 10 | pF | _ |
| Power Down Current | IPD | _ | _ | 1 | 50 | μΑ | 4 |

MSM80C154/83C154/85C154

Maximum Power Supply Current Normal Operation Icc (mA)

| Vcc | 4V | 5V | 6V |
|-------|------|------|------|
| Freq. | | | |
| 1MHz | 2.2 | 3.1 | 4.1 |
| 3MHz | 3.7 | 5.2 | 7.0 |
| 12MHz | 12.0 | 16.0 | 20.0 |
| 16MHz | 16.0 | 20.0 | 25.0 |
| 20MHz | 19.0 | 25.0 | 30.0 |

| Vcc | 4.5V | 5V | 6V |
|-------|------|------|------|
| Freq. | | | |
| 24MHz | 25.0 | 29.0 | 35.0 |

Maximum Power Supply Current Idle Mode Icc (mA)

| Vcc | 4V | 5V | 6V |
|-------|-----|-----|-----|
| Freq. | | | |
| 1MHz | 0.8 | 1.2 | 1.6 |
| 3MHz | 1.2 | 1.7 | 2.3 |
| 12MHz | 3.1 | 4.4 | 5.9 |
| 16MHz | 3.8 | 5.5 | 7.3 |
| 20MHz | 4.5 | 6.4 | 8.6 |

| Vcc | 4.5V | 5V | 6V |
|-------|------|-----|-----|
| Freq. | | | |
| 24MHz | 6.4 | 7.4 | 9.8 |

DC Characteristics 2

 $(V_{CC}=2.2 \text{ to } 4.0 \text{ V}, V_{SS}=0 \text{ V}, Ta=-40 \text{ to } +85^{\circ}\text{C})$

| Parameter | Symbol | Condition | Min. | Тур. | Max. | | Meas- uring circuit |
|---|-----------------------------------|--|---------------------------|------|---------------------------|----|---------------------------|
| Input Low Voltage | V _{IL} | _ | -0.5 | _ | 0.25 V _{CC} -0.1 | V | |
| Input High Voltage | V _{IH} | Except XTAL1, EA, and RESET | 0.25 V _{CC} +0.9 | _ | V _{CC} +0.5 | ٧ | |
| Input High Voltage | V _{IH1} | XTAL1, RESET, and \overline{EA} | 0.6 V _{CC} +0.6 | _ | V _{CC} +0.5 | V | |
| Output Low Voltage (PORT 1, 2, 3) | V _{OL} | I _{OL} =10 μA | _ | _ | 0.1 | ٧ | |
| Output Low Voltage (PORT 0, ALE, PSEN) | V _{OL1} | I _{OL} =20 μA | _ | _ | 0.1 | ٧ | 1 |
| Output High Voltage Output High Voltage | V _{OH} | I _{OH} =–5 μA | 0.75 V _{CC} | _ | _ | V | ! |
| (PORT 1, 2, 3) (PORT 0, ALE, <u>PSEN</u>) | V _{OH1} | I _{0H} =–20 μA | 0.75 V _{CC} | _ | _ | V | |
| Logical 0 Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3) | I _{IL} / I _{OH} | V _I =0.1 V V ₀ =0.1 V | - 5 | _ | -40 | μА | 2 |
| Logical 1 to 0 Transition Output Current (PORT 1, 2, 3) | I _{TL} | V _I =1.9 V | _ | _ | -300 | μА | |
| Input Leakage Current (PORT 0 floating, EA) | ILI | V _{SS} < V _I < V _{CC} | _ | _ | ±10 | μА | 3 |
| RESET Pull-down Resistance | R _{RST} | _ | 20 | 40 | 125 | kΩ | 2 |
| Pin Capacitance | C _{IO} | Ta=25°C, f=1 MHz (except XTAL1) | _ | _ | 10 | pF | _ |
| Power Down Current | I _{PD} | _ | _ | 1 | 10 | μΑ | 4 |

Maximum power supply current normal operation I_{CC} (mA)


| V _{CC} | 2.2 V | 3.0 V | 4.0 V |
|-----------------|-------|-------|-------|
| Freq | | | |
| 1 MHz | 0.9 | 1.4 | 2.2 |
| 3 MHz | 1.8 | 2.4 | 4.3 |
| 12 MHz | _ | 8.0 | 12.0 |
| 16 MHz | _ | _ | 16.0 |

Maximum power supply current idle mode I_{CC} (mA)

| V _{CC} | 2.2 V | 3.0 V | 4.0 V |
|-----------------|-------|-------|-------|
| Freq | | | |
| 1 MHz | 0.3 | 0.5 | 0.8 |
| 3 MHz | 0.5 | 0.8 | 1.2 |
| 12 MHz | _ | 2.0 | 3.1 |
| 16 MHz | _ | _ | 3.8 |

MSM80C154/83C154/85C154

Measuring circuits



Note 1: Repeated for specified input pins. 2: Repeated for specified output pins.

3: Input logic for specified status.

6.4 External Program Memory Access AC Characteristics


 $V_{CC}\!\!=\!\!2.2$ to 6.0V, $V_{\underline{SS}}\!\!=\!\!0V$, Ta=–40°C to +85°C PORT 0, ALE, and \overline{PSEN} connected with 100pF load, other connected with 80pF load

| | | Variable o | clock from*1 | |
|---|-------------------|------------------------|-------------------------|----|
| Parameter | Symble | 1 to 2 | Unit | |
| | | Min. | Max. | |
| XTAL1, XTAL 2 Oscillation Cycle | t _{CLCL} | 41.7 | 1000 | ns |
| ALE Signal Width | t _{LHLL} | 2t _{CLCL} -40 | _ | ns |
| Address Setup Time (to ALE Falling Edge) | t _{AVLL} | 1t _{CLCL} -15 | _ | ns |
| Address Hold Time (from ALE Falling Edge) | t _{LLAX} | 1t _{CLCL} -35 | _ | ns |
| Instruction Data Read Time (from ALE Falling Edge) | t _{LLPL} | _ | 4t _{CLCL} -100 | ns |
| From ALE Falling Edge to PSEN Falling Edge | t _{LLPL} | 1t _{CLCL} -30 | _ | ns |
| PSEN Signal Width | t _{PLPH} | 3t _{CLCL} -35 | _ | ns |
| Instruction Data Read Time (from PSEN Falling Edge) | t _{PLIV} | _ | 3t _{CLCL} -45 | ns |
| Instruction Data Hold Time (from PSEN Rising Edge) | t _{PXIX} | 0 | _ | ns |
| Bus Floating Time after Instruction Data Read (from PSEN Rising Edge) | t _{PXIZ} | _ | 1t _{CLCL} -20 | ns |
| Instruction Data Read Time (from Address Output) | t _{AVIV} | _ | 5t _{CLCL} -105 | ns |
| Bus Floating Time(PSEN Rising Edge from Address float) | t _{AZPL} | 0 | _ | ns |
| Address Output Time from PSEN Rising Edge | t _{PXAV} | 1t _{CLCL} -20 | _ | ns |

^{*1} The variable check is from 0 to 24 MHz when the external check is used.

MSM80C154/83C154/85C154

External program memory read cycle



6.5 External Data Memory Access AC Characteristics

VCC=2.2 to 6.0V, VSS=0V, Ta= -40° C to +85°C PORT 0, ALE, and $\overline{\rm PSEN}$ connected with 100pF load, other connected with 80pF load


| Parameter | Symbol | | clock from*1 | Unit | |
|---|-------------------|--|--|------|--|
| Farameter | Symbol | Min. | 24 MHz Max. | | |
| XTAL1, XTAL2 Oscillator Cycle | t _{CLCL} | 45.5 | 1000 | ns | |
| ALE Signal Width | t _{LHLL} | 2t _{CLCL} -40 | _ | ns | |
| Address Setup Time (to ALE Falling Edge) | t _{AVLL} | 1t _{CLCL} -15 | _ | ns | |
| Address Hold Time (from ALE Falling Edge) | t _{LLAX} | 1t _{CLCL} -35 | _ | ns | |
| RD Signal Width | t _{RLRL} | 6t _{CLCL} -100 | _ | ns | |
| WR Signal Width | t _{WLWH} | 6t _{CLCL} -100 | _ | ns | |
| RAM Data Read Time (from RD Signal Falling Edge) | t _{RLDV} | _ | 5t _{CLCL} -105 | ns | |
| RAM Data Read Hold Time (from RD Signal Rising Edge) | t _{RHDX} | 0 | _ | ns | |
| Data Bus Floating Time (from RD Signal Rising Edge) | t _{RHDZ} | _ | 2t _{CLCL} -70 | ns | |
| RAM Data Read Time (from ALE Signal Falling Edge) | t _{LLDV} | _ | 8t _{CLCL} -100 | ns | |
| RAM Data Read Time (from Address Output) | t _{AVDV} | _ | 9t _{CLCL} -105 | ns | |
| RD/WR Output Time from ALE Falling Edge | t _{LLWL} | 3t _{CLCL} -40 *2 3t _{CLCL} -100 | - 3t _{CLCL} +40 | ns | |
| RD/WR Output Time from Address Output | t _{AVWL} | 4t _{CLCL} -70 | _ | ns | |
| WR Output Time from Data Output | t _{QVWX} | 1t _{CLCL} -40 | _ | ns | |
| Time from Data to WR Rising Edge | t _{QVWH} | 7t _{CLCL} -105 | | ns | |
| Data Hold Time (from WR Rising Edge) | t _{WHQX} | 2t _{CLCL} -50 | _ | ns | |
| Time from to Address Float RD Output | t _{RLAZ} | 0 | _ | ns | |
| Time from RD/WR Rising Edge to ALE Rising Edge | twHLH | 1t _{CLCL} -30 | 1t _{CLCL} +40 *2 1t _{CLCL} +100 | ns | |

^{*1} The variable check is from 0 to 24 MHz when the external check is used.


^{*2} For $2.2 \le V_{CC} < 4 V$

MSM80C154/83C154/85C154

External data memory read cycle




External data memory write cycle



6.6 Serial Port (I/O Extension Mode) AC Characteristics

Vcc=2.2 to.0V, Vss=0V, Ta=-40°C to 85°C

| Parameter | Symbol | Min | Max | Unit |
|--|--------|-------------|-------------|------|
| Serial Port Clock Cycle Time | tXLXL | 12tCLCL | _ | ns |
| Output Data Setup to Clock Rising Edge | tQVXH | 10tCLCL-133 | - | ns |
| Output Data Hold After Clock Rising Edge | tXHQX | 2tCLCL-75 | | ns |
| Input Data Hold After Clock Rising Edge | tXHDX | 0 | _ | ns |
| Clock Rising Edge to Input Data Valid | tXHDV | _ | 10tCLCL-133 | ns |




6.7 AC Characteristics Measuring Conditions

1. Input/output signal



* The input signals in AC test mode are either VOH (logic "1") orVOL (logic "0"). Timing measurements are made atVIH (logic "1") and VIL (10gic "0").

2. Floating




* The port 0 floating interval is measured from the time the port 0 pin Voltage drops below VIH after sinking to GND at 2.4mA when switching to floating status from a "1" output, and from the time the port 0 pin Voltage exceeds VIL after connecting to a 400μA source when switching to floating status from a "0" output.

MSM80C154/83C154/85C154

6.8 XTAL1 External Clock Input Waveform Conditions

| Parameter | Symbol | Min | Max | Unit |
|------------------|---------|-----|-----|------|
| Oscillator Freq. | 1/tCLCL | 0 | 24 | MHz |
| High Time | tCHCX | 15 | _ | ns |
| Low Time | tCLCX | 15 | _ | ns |
| Rise Time | tCLCH | _ | 5 | ns |
| Fall Time | tCHCL | _ | 5 | ns |



7. DESCRIPTION OF INSTRUCTIONS

7.1 Outline

MSM80C154S/MSM83C154S is a microcontroller designed for parallel processing in an 8-bit ALU. The instructions consist of 8-bit units of data, and are available as 1-word 1 - machine, 2-machine, and 4-machine cycle instructions as well as 2-word 1-machine and 2-machine cycle instructions and 3-word 2-machine cycle instructions. There is a total of 112 instructions classified into the following groups.

| (1) | Arithmetic and logic instructions | (15) |
|------|-------------------------------------|------|
| (2) | Accumulator operation instructions | (7) |
| (3) | Increment & decrement instructions | (9) |
| (4) | Logical operation instructions | (18) |
| (5) | Immediate data setting instructions | (5) |
| (6) | Carry flag operation instructions | (7) |
| (7) | Bit transfer instructions | (3) |
| (8) | Bit manipulaton instructions | (3) |
| (9) | Data transfer instructions | (11) |
| (10) | Constant value instructions | (2) |
| (11) | Data exchange instructions | (4) |
| (12) | Subroutine instructions | (6) |
| (13) | Jump instructions | (4) |
| (14) | Branching instructions | (13) |
| (15) | External data memory instructions | (4) |
| (16) | Other instruction | (1) |

7.2 Description of Instruction Symbols

The instruction symbols have the following meanings.

A Accumulator
AB Register pair
AC Auxiliary carry

B Arithmetic operation register

C Carry (the bit 7 carry represented by CY is changed to C in Chapter 7.)

DPTR Data pointer
PC Program counter

Rr Register representation (r=0/1, or r=0 thru 7)

SP Stack pointer
AND Logical AND
OR Logical OR
XOR Exclusive OR
+ Addition
- Subtraction
× Multiplication
/ Division

(X) Representation of the contents of X

((X)) Representation of the contents addressed by contents of X

Symbol denoting immediate data
@ Symbol denoting indirect address

= Equal sign
 ≠ Not equal
 ← Substitution
 → Substitution

— Negation (upper bar)

< Smaller than > Larger than

bit address RAM or special function register bit designated address

code address Absolute address (A0 thru A15, A0 thru A11)

data Immediate data (lo thru l7)

relative offset Corrected relative jump address value

direct address RAM or special function register data designated address ("direct

address" representation changed to "data address" during

detailed description of instructions)

7.3 List of Instructions MSM80C154S/MSM83C154S instruction table

| | | | | | - | • | | | | | | | | | | | | | | | |
|---|---------|--------------------------------|---------------------------------|--------------------------------|----------|-----------|--------------------------------|---------------------------------|--------------------------------|----------|----------|--------------------------------|----------|----------|--------------------------------|----------|-------------|--------------------------------|---------------------------------|--------------------------------|-------------------|
| ч | 1 1 1 1 | INC R7 | DEC R7 | ADD A, R7 | ADDC | A, R7 | ORLA, R7 | ANLA, R7 | XRLA, R7 | MOV R7, | #data | MOV direct, R7 | SUBB A, | R7 | MOV R7, direct | CJNE R7, | #data, rel | XCHA, R7 | DJNZ R7, rel | MOVA, R7 | MOVR6, A MOVR7, A |
| В | 1 1 1 0 | INC R6 | DEC R6 | ADD A, R6 | ADDC | A, R6 | ORLA, R6 | ANLA, R6 | XRLA, R6 | MOV R6, | #data | MOV direct, R6 | SUBB A, | R6 | MOV R6, direct | CJNE R6, | #data, rel | XCHA, R6 | DJNZ R6, rel | MOVA, R6 | |
| ٥ | 1 1 0 1 | INC R5 | DEC R5 | ADD A, R5 | ADDC | A, R5 | ORLA, R5 | ANLA, R5 | XRLA, R5 | MOV R5, | #data | MOV direct, R5 | SUBB A, | R5 | MOV R5, direct | CJNE R5, | #data, rel | XCHA, R5 | DJNZ R5, rel | MOVA, R5 | MOVR4, A MOVR5, A |
| O | 1 1 0 0 | INC R4 | DEC R4 | ADD A, R4 | ADDC | A, R4 | ORLA, R4 | ANLA, R4 | XRLA, R4 | MOV R4, | #data | MOV direct, R4 | SUBB A, | R4 | MOV R4, direct | CJNE R4, | #data, rel | XCHA, R4 | DJNZ R4, rel | MOVA, R4 | |
| В | 1 0 1 1 | INC R3 | DEC R3 | ADD A, R3 | ADDC | A, R3 | ORLA, R3 | ANLA, R3 | XRLA, R3 | MOV R3, | #data | MOV direct, R3 | SUBB A, | R3 | MOV R3, direct | CJNE R3, | #data, rel | XCHA, R3 | DJNZ R3, rel | MOVA, R3 | MOVR3, A |
| 4 | 1 0 1 0 | INC R2 | DEC R2 | ADD A, R2 | ADDC | A, R2 | ORLA, R2 | ANLA, R2 | XRLA, R2 | MOV R2, | #data | MOV direct, R2 | SUBB A, | R2 | MOV R2, direct | CJNE R2, | #data, rel | XCHA, R2 | DJNZ R2, rel | MOVA, R2 | MOVR1, A MOVR2, A |
| 6 | 1 0 0 1 | INC R1 | DEC R1 | ADD A, R1 | ADDC | A, R1 | ORLA, R1 | ANLA, R1 | XRLA, R1 | MOV R1, | #data | MOV direct, R1 | SUBB A, | R1 | MOV R1, direct | CJNE R1, | #data, rel | XCHA, R1 | DJNZ R1, rel | MOVA, R1 | |
| 8 | 1 0 0 0 | INC R0 | DEC R0 | ADD A, R0 | ADDC | A, R0 | ORLA, R0 | ANLA, RO | XRLA, R0 | MOV R0, | #data | MOV direct, R0 | SUBB A, | Ro | MOV R0, direct | CJNE RO, | #data, rel | XCHA, R0 | DJNZ R0, rel | MOVA, RO | MOVR0, A |
| 7 | 0 1 1 1 | INC @R1 | DEC @R1 | ADD A, @R1 | ADDC A, | @ R1 | ORL A, @R1 | ANL A, @R1 | XRL A, @R1 | MOV @R1, | #data | MOV direct, @R1 | SUBB A, | @ R1 | MOV @R1, direct | CJNE@R1, | #data, rel | XCH A, @R1 | XCHD A, @R1 | MOV A, @R1 | MOV @R1 A |
| 9 | 0 1 1 0 | INC @R0 | DEC @R0 | ADD A, @R0 | ADDC A, | @R0 | ORL A, @R0 | ANL A, @R0 | XRL A, @R0 | MOV @R0, | #data | MOV direct, @R0 | SUBB A, | @R0 | MOV @R0, direct | CJNE@R0, | #data, rel | XCH A, @R0 | XCHD A, @R0 | MOV A, @R0 | MOV @R0A |
| 5 | 0 1 0 1 | INC direct | DEC direct | ADD A, direct | ADDC A, | direct | ORL A, direct | ANL A, direct | XRL A, direct | MOV | , #data | MOV direct 1, direct 2 | SUBB A, | direct | _ | CJNE A, | direct, rel | XCH A, direct | DJNZ direct, rel | MOV A, direct | MOV direct A |
| 4 | 0 1 0 0 | INC A | DECA | ADD A, #data | ADDC A, | #data | ORL A, #data | ANL A, #data | XRL A, #data | MOV A, | #data | DIV AB | SUBB A, | #data | MULAB | CJNE A, | #data, rel | SWAP A | DA A | CLR A | CPLA |
| е | 0 0 1 1 | RRA | RRC A | RLA | 6 | KLC A | ORL direct , #data | ANL direct , #data | XRL direct , #data | JMP | @A+DPTR | MOVC A, @A+PC | MOVC A, | @A+DPTR | INC DPTR | 0 | 27.0 | CLR C | STEBC | MOVX A, @R1 | MOVX @R1, A |
| 2 | 0 0 1 0 | LJMP address 16 | LCALL address 16 | RET | _ | Д П | ORL direct, A | ANL direct, A | XRL direct, A | ORL C, | bit | ANL C, bit | MOV bit, | O | MOV C, bit | - i | | CLR bit | STEB bit | MOVX A, @R0 | MOVX @R0, A |
| _ | 0 0 0 1 | AJMP address 11 (Page 0) | ACALL address 11 (Page 0) | AJMP address 11 (Page 1) | ACALL | (Page 1) | AJMP address 11 (Page 2) | ACALL address 11 (Page 2) | AJMP address 11 (Page 3) | ACALL | (Page 3) | AJMP address 11 (Page 4) | ACALL | (Page 4) | AJMP address 11 (Page 5) | ACALL | (Page 5) | AJMP address 11 (Page 6) | ACALL address 11 (Page 6) | AJMP address 11 (Page 7) | |
| 0 | 0 0 0 0 | NOP | JBC bit, rel | JB bit, rel | JNB bit, | <u>re</u> | JC bit, rel | JNC rel | JZ rel | INI7 rol | | SJMP | MOV | #data 16 | ORL C,/bit | ANL | C,/bit | PUSH direct | POP direct | MOVX A, @DPTR | MOVX @DPTR, A |
| | Ŧ | 0000 | 1 0001 | 2 0010 | က | 0011 | 4 0100 | 5 0101 | 6 0110 | 7 | 0111 | 1000 | 6 | 1001 | A 1010 | ш | 1011 | C 1100 | D 1101 | 1110 | F 1111 |

7.4 Simplified Description of Instructions

Note that "data address" is represented as "direct address" in this description.

| 0,00 | Lage | 249 | 250 | 2 | 248 | 747 | 747 | 253 | 25.4 | 40. | 252 | 254 | | 359 | 096 | 200 | 358 | 257 | 700 | 335 | 284 | 278 | | |
|------------------|-------------------------|----------------------------|------------------------------------|------------|--|--|-------------------------|---|-------------|---|---|------|---------------------------------|---|------------------|--|--|-------|-----------------------------------|--------------------------------|--|--|--|---|
| | | r=0~7 | dress) | (200) | r=0 or 1 | | | r=0~7 | (0001000) | set address) |)) r=0 or 1 | 9 | פ |)) r=0~7 | (33026) | ect address <i>))</i> | r))) r=0 or 1 | (** | ıld) | | /(B) | or bit 0 thru 3 exceed AC) is 1, 6 is added to od bits 4 thru 7 shows | is in excess of 9, or 4 thru 7. If a carry is the carry flag. | _ |
| C C | Description | (AC),(OV),(C),(A)←(A)+(Rr) | (AC) (O) (A) ←(A)+(direct address) | | $(AC),(OV),(C),(A)\leftarrow (A)+((Rr))$ | ************************************** | (AC),(OV),(A)←(A)+#data | $(AC),(OV),(C),(A){\leftarrow}(A){+}(C){+}(Rr)$ | | (AC),(OV),(C),(A)←(A)+(C)+(dilect addiless) | $(AC),(OV),(C),(A){\leftarrow}(A){+}(C){+}((Rr))$ | | (AO),(OV),(O),(A)←(A)+(O)+#data | $(AC),(OV),(C),(A){\leftarrow}(A){-}((C){+}(Rr))$ | | (AC),(OV),(C),(A)←(A)−((C)+(direct address)) | $(AC), (OV), (C), (A) \leftarrow (A) - ((C) + ((Rr)))$ | | (AC),(OV),(C),(A)←(A)−((C)+#data) | $(AB)\leftarrow (A)\times (B)$ | (A) quotient, (B) remainder \leftarrow (A)/(B) | When the contents of accumulator bit 0 thru 3 exceed 9, and when the auxiliary carry (AC) is 1, 6 is added to bits 0 thru 3. And if examination od bits 4 thru 7 shows that the result of adding the carry following correction of | the lower order bits 0 thru 3 by 6 is in excess of 9, or carry (C) is 1, 6 is added to bits 4 thru 7. If a carry is generated as a result, 1 is set in the carry flag. | |
| | Cycle | 1 (| 1 | |) 1 | , | ر - | 1 (| , , | - - |) 1 | , , | | 1 (| , , | - | 1 | , , | | 4 | 4 | 7 0 D | , 1 0 0, | |
| Ç | Dyte | 1 | 0 | 1 | 1 | c | 7 | - | C | 4 | 1 | C | ٧ | 1 | C | 7 | _ | C | 7 | _ | 1 | 1 | | |
| | 00 | 2 | _ | ao | ٦ | 0 | 0 | 2 | 1 | ao | L | 0 | 0 | 2 | 1 | a 0 | _ | 0 | <u>o</u> | 0 | 0 | 0 | | |
| ω | 5 | Σ | 0 | ä | _ | 0 | | Σ | 0 | ä | 7 | 0 | | Σ | 0 | a | _ | 0 | Ξ | 0 | 0 | 0 | | |
| go | D2 | 12 | _ | a 2 | _ | _ | 7 | 12 | _ | a 2 | _ | _ | 2 | 2 | 1 | a 2 | _ | _ | 2 | _ | _ | ~ | | |
| on | D3 | _ | 0 | a 3 | 0 | 0 | <u>8</u> | ~ | 0 | a 3 | 0 | 0 | <u>8</u> | _ | 0 | a 3 | 0 | 0 | <u>~</u> | 0 | 0 | 0 | | |
| _nct] | 7 | 0 | 0 | a 4 | 0 | 0 | 4 | _ | ~ | 4 4 | _ | _ | 4 | _ | - | a 4 | _ | _ | 4 | 0 | 0 | _ | | |
| Instruction code | D5 | _ | _ | a 5 | 7 | _ | 2 | _ | _ | a 5 | _ | _ | 2 | 0 | 0 | a 5 | 0 | 0 | 12 | _ | 0 | 0 | | |
| | D7 D6 D5 D4 D3 D2 D1 D0 | 0 | 0 | a 6 | 0 | 0 | 9 | 0 | 0 | a 6 | 0 | 0 | 9 | 0 | 0 | ae | 0 | 0 | 9 | 0 | 0 | 1 | | |
| | D7 | 0 | 0 | a7 | 0 | 0 | 1 | 0 | 0 | a7 | 0 | 0 | | _ | 1 | a7 | _ | - | | _ | _ | 1 | | _ |
| | IVILIEITIOLIIC | ADD A, Rr | ADD A direct | | ADD A, @Rr | | ADD A, #uala | ADDC A, Rr | 100 V 000 V | ADDO A, direct | ADDC A, @Rr | | ADDO A, #dala | SUBB A, Rr | tocaile A dell'S | SUBB A, direct | SUBB A, @Rr | | SUBB A, #uala | MUL AB | DIV AB | DA A | | |
| Classifi- | cation | | | | | | | | | Aı | rithr | neti | c op | oera | ition | ins | struc | ctior | าร | | | | | |

| ć | Гаде | 272 | 275 | 349 | 350 | 351 | 352 | 361 |
|------------------|-------------------------|--------------|---------------------------------|---|--|--|---|---------------|
| | Description | (A)←0 | $(A) \leftarrow (\overline{A})$ | Accumulator $\begin{bmatrix} C & \leftarrow \\ \hline 7 & \leftarrow \end{bmatrix}$ | Accumulator $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Accumulator $\begin{bmatrix} C & & & & \\ & & & & \\ & & & \\ & & & \end{bmatrix} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A}$ | Accumulator $\begin{array}{c c} & & & \\ \hline \\$ | (A4~7)⇌(A0~3) |
| | Cycle Cycle | ~ | - | - | - | - | _ | _ |
| 1 | byte | ~ | - | - | - | - | - | - |
| | D7 D6 D5 D4 D3 D2 D1 D0 | 0 | 0 | - | - | - | _ | 0 |
| و | 2 | 0 | 0 | - | _ | - | _ | 0 |
| 8 | 3 D2 | _ | _ | 0 | 0 | 0 | 0 | _ |
| ig | 4 D | 0 | 0 | 0 | 0 | 0 | 0 | 0 (|
| Instruction code | 5 D | 0 | | 0 | - | 0 | 0 | 0 0 |
| <u> </u> |] 9C | · | | 0 | 0 | 0 | 0 | |
| |)7 E | - | <u></u> | 0 | 0 | 0 | 0 | ← |
| | Minemonic | CLR A | CPL A | RL A | RLC A | RR A | RRC A | SWAP A |
| Classifi- | cation | | | Ac | cumulator operation | on instructions | | |

| 0 | rage | 290 | 292 | 203 | 732 | 289 | 291 | 281 | 282 | 283 | 707 | 280 | 258 | 250 | 607 | 257 | Ç | 967 | 262 | 502 | | 262 | | 339 | 240 | 340 | 338 |
|------------------|-------------------------|-----------------|--------------------|---------------------------------------|-------------------------------------|--------------------------------------|-----------------|---------------|--------------------|--------------------------------|-------------------------------------|--------------------------------------|----------------------|-----------------|-----------------------------|---------------------------|-----------------|-------------------------|--|---|-----------------|---|------------------------|---------------------|-----------------|---------------------------|--------------------------|
| | Description | (A)←(A)+1 | (Rr)←(Rr)+1 r=0~7 | (direct address) (direct address) + 1 | (direct address)←(direct address)+1 | $((Rr))\leftarrow ((Rr))+1$ r=0 or 1 | (DPTR)←(DPTR)+1 | (A)←(A)−1 | (Rr)←(Rr)−1 r=0~7 | 1. (2. postpo to train) | (מוופכו מתמופט)(←(מוופכו מתמופטט)−ו | $((Rr))\leftarrow ((Rr))-1$ r=0 or 1 | (A)←(A)AND(Rr) r=0~7 | | (A)←(A)AlvD(dilect addless) | (A)←(A)AND((Rr)) r=0 or 1 | | (A)←(A)AND#data | (A) CIVA (COCAPACA #CASIA) (COCAPACA #COSIA) | (direct address/←(direct address/AND(A) | | (direct address)←(direct address)AND#data | | (A)←(A)OR(Rr) r=0~7 | | (A)←(A)On(uilect addiess) | (A)←(A)OR((Rr)) r=0 or 1 |
| 9 | Cycle | _ | 1 | 7 | _ | 1 | 2 | 1 | - | - | _ | - | 1 | - | _ | _ | , | - | , | _ | | 7 | | _ | - | - | _ |
| ć | Буте | _ | 1 | 6 | 7 | 1 | - | 1 | - | c | 7 | - | 1 | c | 7 | _ | c | 7 | c | 4 | | က | | _ | C | 7 | - |
| Instruction code | D7 D6 D5 D4 D3 D2 D1 D0 | 0 0 0 0 0 1 0 0 | 0 0 0 0 1 r2 r1 r0 | 0 0 0 0 0 1 0 1 | a7 a6 a5 a4 a3 a2 a1 a0 | 0 0 0 0 0 1 1 r | 1 0 1 0 0 0 1 1 | 0 0 1 0 1 0 0 | 0 0 0 1 1 12 11 10 | 0 0 0 1 0 1 0 1 | a7 a6 a5 a4 a3 a2 a1 a0 | 0001011 | 0 1 0 1 1 12 11 10 | 0 1 0 1 0 1 0 1 | a7 a6 a5 a4 a3 a2 a1 a0 | 0 1 0 1 0 1 1 r | 0 1 0 1 0 1 0 0 | 17 16 15 14 13 12 11 10 | 0 1 0 1 0 0 1 0 | a7 a6 a5 a4 a3 a2 a1 a0 | 0 1 0 1 0 0 1 1 | a7 a6 a5 a4 a3 a2 a1 a0 | 17 6 15 14 13 12 11 10 | 0 1 0 0 1 12 11 10 | 0 1 0 0 0 1 0 1 | a7 a6 a5 a4 a3 a2 a1 a0 | 0 1 0 0 0 1 1 r |
| | Minemonic | ⋖ | Rr | tocsito | direct | @Rr | DPTR | 4 | Rr | to disconnection of the second | | @Rr | A, Rr | † C :: C | A, dilect | A, @Rr | 7 | A, #data | < (: 7 | direct, A | | direct,#data | | A, Rr | , v | A, dilect | A, @Rr |
| | cation | N In | ON Crei | men | | ON dec | S cren | DEC | t ins | struc | | DEC | ANL | 2 | J N | Lo | | al o | pera | | n ins | NA stru | ctio | S ORL | ā | 2 | ORL |

| Classifi- | | | | ü | struc | Instruction code | Š | ge | | 6 | | | |
|--------------|----------|---------------|---------|----------------------|-------|------------------|-----------------------|---------|----------------|------|-------|---|----------|
| cation | | Minemonic | D7 [| D6 D5 D4 D3 D2 D1 D0 |)5 D | 74 D | 3 D; | 2 D, | 00 | Буте | Cycle | Description | Раде |
| | ٥ | (| 0 | _ | 0 | 0 0 | 1 | 0 | 0 | ۰ | - | 5+0/H dO(V) /(V) | 337 |
| | J L | A, #data | <u></u> | 9 | 2 | 4 8 | 3 2 | 7 | <u>o</u> | ٧ | - | (A)←(A)ON#data | 700 |
| | ٥ | V togsilo | 0 | _ |) 0 | 0 0 | 0 (| 1 | 0 | C | - | (Airect address) (Airect address) | 344 |
| | 2 | | a7 ; | a6 a | as a | a4 a | a 3 a 2 | 2 a1 | a 0 | | - | (direct address)←(direct address)ON(A) |) 1 |
| l | | | 0 | - | 0 | 0 0 | 0 (| 7 | _ | | | | |
| _ogi | ORL | direct,#data | a7 ; | ae a | а5 а | a4 | a 3 a 2 | 2 a1 | a ₀ | လ | 7 | (direct address)←(direct address)OR#data | 343 |
| ical | | | <u></u> | 9 | 2 | 4 | 13 12 | 7 | <u>o</u> | | | | |
| оре | XRL | A, Rr | 0 | _ | 1 (| 0 1 | l r2 | 2 r1 | LO | 1 | 1 | (A)←(A)XOR(Rr) r=0~7 | 368 |
| erati | 2 | ÷000 | 0 | _ | 1 | 0 0 | 1 | 0 | _ | c | • | (000str to \$00si(t) @OX(V) (V) | Oec |
| on i | ARL V | A, dilect | a7 ; | ae a | as a | a4 | a 3 a 2 | 2 a1 | a ₀ | ٧ | - | | 503 |
| insti | XRL | A, @Rr | 0 | _ | _ | 0 0 | 1 | _ | _ | - | _ | $(A)\leftarrow (A)\times OR((Rr))$ r=0 or 1 | 367 |
| ructi | 2 | 707 | 0 | _ | _ | 0 0 | 1 | 0 | 0 | c | • | ************************************** | 990 |
| ions | ARL | A, #data | 1 | 9 | 2 | 4 | 13 12 | 7 | 0 | ٧ | - | (A)←(A)∧ON#data | 200 |
| 3 | 2 | A togrito | 0 | _ | 1 (| 0 0 | 0 (| 1 | 0 | C | - | (Airect address) (Airect address) VOD(A) | 371 |
| | AN L | מוופכו, א | a7 ; | a6 a | as a | a4 a | a3 a2 | 2 a1 | a 0 | | - | | - /6 |
| | | | 0 | _ | 7 | 0 0 | 0 (| _ | _ | | | | |
| | XRL | direct,#data | a7 | ae a | as a | a4 | a3 a2 | 2 a1 | a 0 | က | 7 | (direct address)←(direct address)XOR#data | 370 |
| | | | 1 | 9 | 15 | 4 | l3 l2 | 7 | 0 | | | | |
| 5 | Š | | 0 | _ | | 1 0 | 1 | 0 | 0 | c | • | | 2.2 |
| | 2 | A, #data | 1 | 9 | 1 2 | 14 | 13 12 | 2 | 0 | 7 | - | (A)←#uaia | <u>.</u> |
| | 2 | | 0 | _ | | _ | 12 | 2 | 2 | c | • | 7 O-1 0+0F# /(a) | 000 |
| | 2 | 2 | 17 | le 1 | l5 l | 14 IS | l3 l2 | 2 11 | 10 | 7 | - | (NI)←#uala 1=0~/ | 320 |
| e da ucti | | | 0 | _ | | 1 0 | 1 | 0 | _ | | | | |
| | MOV | direct, #data | a7 | ae a | as a | a4 | a 3 a 2 | 2 a1 | a 0 | က | 7 | (direct address)←#data | 324 |
| ; | | | 7 | 9 | 2 | 4 | 3 2 | 7 | <u>o</u> | | | | |
| | | | | | | | | | | | | | |

| D7 D6 D5 D4 D3 D2 D1 D0 D70 Cycle D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D4 D3 D2 D1 D0 D7 D6 D4 D3 D2 D1 D0 D7 D6 D4 D3 D2 D1 D0 D7 D4 D4 D3 D2 D1 D0 D7 D4 D4 D5 D4 D3 D2 D1 D0 D7 D6 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D | assifi- | | | | Instr | ructio | Instruction code | Ф | _ | | - | | C |
|---|--------------|----------|--------------------|--------|--------|----------|------------------|--------------|----------|---|-------|--|--------|
| MOV @Rr, #data 0 1 1 1 1 0 1 1 1 0 1 1 0 0 | , <u> </u> | | Mnemonic | D7 E |)6 D5 | D4 E |)3 D2 | 10 | | | Cycle | Description | Page |
| MOV DPTR, 16 6 14 18 12 14 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 2 1 10 1 10 1 1 1 1 1 | I |) OM | @Rr #data | 0 | 7 | | 1 | - | _ | ^ | - | | 311 |
| Mov DPTR, 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | mn | 5 | , , | | | | | | | 1 | - | | 5 |
| ANL C, bit C, bi | nedi | | O F O C | _ | | | | | 0 | | | | |
| CLR C | iate | 2 | לאר א. א ייים א | 115 - | 14 113 | 112 | 11 110 | <u>6</u> | | 8 | 7 | (DPTR)←#data | 319 |
| CLR C 1 1 0 0 0 0 1 1 1 1 1 1 1 1 | , | | #data | | | | | | <u> </u> | | | | |
| SETB C 1 1 0 1 0 0 1 1 1 1 1 1 1 | | CLR | O | | | | | | _ | _ | - | (C)←0 | 273 |
| CPL C | Car | SETB | | | | | | | _ | _ | _ | (C)←1 | 353 |
| ANL C, bit by be | rv f | CPL | ၁ | | | | | | _ | _ | _ | $(C)\leftarrow(\overline{C})$ | 276 |
| ANL C, bit by be be by | lad | = 4 | :: | | | | | ~ | | c | c | \ | Š |
| ANL C, /bit by be | one | AN | ر و ا | | | b | | þ | | N | 7 | (C)←(C)AND(bit address) | 700 |
| ORL C, bit bit be | ratio | | :± | | | | | | | c | c | (Complete Hallow) | 264 |
| ORL C, bit Dr be bs b4 b3 b2 b1 b0 2 2 (C) (C) OR (bit address) C (C) (C) OR (bit address) C (C) (C) OR (bit address) C (C) (C) (C) (C) (C) (C) (C) (C) (C) (| n i | YIV L | C,/DIL | | | þ4 | | þ | | ٧ | 7 | (c) (c) AlvD(bit address) | 107 |
| ORL C,bit bb | netri | ٥ | ; ; | | | | | | 0 | c | c | | 277 |
| Solution C, bit by be | ucti | ON L | C, DIL | | 96 b5 | b4 k | 33 b2 | bı k | 00 | ٧ | 7 | (c) (-(c) On (bit addless) | - - |
| MOV C, bit D7 b6 b5 b4 b3 b2 b1 b0 2 1 C)←(bit address) C D7 ←(b) C C C C C C C C C C | onc | ٥ | ; | _ | | | | | 0 | c | c | | 272 |
| HOV C, bit by bit, C bit by bit, C bit by b | | OR L | C,/DIL | | e b5 | b4 k | | b1 k | 00 | N | 7 | (c) (-(c) Or(bit address) | 247 |
| MOV bit, C Dr be bs b4 b3 b2 b1 b0 2 C C C C C C C C C | | | ; . | | | | | | | c | 7 | | 040 |
| SETB bit Day bit, C 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 | | 2 | C, DIL | | | b4 | | p1 | | ٧ | - | (c) (-(bit address) | 010 |
| age in NOV Diff, Color and colors of the bit of the | | | <u>.</u> | | | | | | | c | c | (7) (0005660 #3/) | ccc |
| ETB bit bi | | 2 | DI, C | | | p | | þ | | N | 7 | | 223 |
| SEID DIL 2 CLR bit b7 b6 b5 b4 b3 b2 b1 b0 2 (bit address)←1 1 1 0 0 0 0 1 0 2 (bit address)←0 | Bi | OF TO | | - | 1 0 | | | _ | | c | 7 | * \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 25.4 |
| E clr bit 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 | t ma lati | 0 I D | | | | p | | þ | | V | - | | 5 4 |
| by be | anip on | 2 | <u>.</u> | _ | 1 0 | | | - | | c | 7 | O \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 27.7 |
| | u- | א א | IIG | b7 b | | b | 33 b2 | b1 k | | V | - | (bit address)←0 | 7/4 |

| 000 | Раде | 777 | 117 | 316 | 217 | 2 | 315 | 321 | 000 | 322 | 306 | 320 | 307 | 371 | | 328 | | 200 | 323 | 312 | 213 | 2 | 329 | 330 |
|------------------|-------------------------|-----------------------------|------------------------------|----------------|----------------------|-------------------------|---------------------|----------------|------------|----------------------------|----------------------|--------------|----------------|-----------------------------|---|---------------------------------------|------------------|-----|---------------------------------|---------------------------------|----------------------------|------------------|------------------|-------------------------------|
| Coorington | Description | (hit addrass) (hit addrass) | (bit address)∕∼(bit address) | (A)←(Rr) r=0~7 | (A) (Airort addraga) | (A) (— (allect addless) | (A)←((Rr)) r=0 or 1 | (Rr)←(A) r=0~7 | | (N)←(direct address) I=0~/ | diract addrace), (A) | | 7 (D) ((D) (1) | (dilect addless)←(NI) I=0~/ | | (direct address 1)←(direct address 2) | | | (dilect addless)←((N1)) =0 of 1 | $((Rr))\leftarrow (A)$ r=0 or 1 | (/Pr/)/ (direct address) (| | (A)←((A)+(DPTR)) | (PC)←(PC)+1 (A)←((A)+(PC)) |
| 0 | Cycle | - | | 1 | - | | 1 | 1 | c | 4 | - | | C | | | 7 | | C | | 1 | 0 | | 2 | 2 |
| | Буте | 6 | 7 | 1 | 6 | 7 | 1 | 1 | c | 7 | , | 7 | 6 | 7 | | 3 | | C | 7 | 1 | 6 | 7 | 1 | - |
| | D7 D6 D5 D4 D3 D2 D1 D0 | 0 | 9 | ľ | 1 | ao | _ | ro | LO | ao | _ | ao | LO | ao | - | a ₀ | | L | a ₀ | ٢ | _ | a 0 | 1 | _ |
| ge | 2 D, | 0 1 | b7 b6 b5 b4 b3 b2 b1 | 2 [1 | 0 | a2 a1 | 1 | r2 r1 | r2 r1 | a2 a1 | 0 | a2 a1 | r2 r1 | a2 a1 | 0 | 2 a ² | 1 a1 | 1 | a2 a1 | 1 | 1 | a2 a1 | 0 1 | 0 |
| Instruction code |)3 D | 0 | 33 b | 1 rz | 0 1 | аз а | 0 | 1 r | _ | аз а | 0 | аз а | 1 r | аз а | 0 | $a_3^2 a_2^2$ | | 0 | аз а | 0 1 | 0 | a3 a | 0 | 0 |
| ctio | 24 | _ | 24 k | 0 | 0 | 94 | 0 | 1 | 0 | 94 | _ | 94 | 0 | 94 | 0 | a^2 | a ₄ 8 | 0 | 94 | 1 | 0 | 94 | _ | 0 |
| stru |] 90 | ← | p2 | _ | ~ | a 5 9 | _ | _ | _ | a 5 6 | _ | a 5 9 | 0 | a ₅ 9 | 0 | a_5^2 | | 0 | a 5 9 | 1 | ~ | a ₅ 9 | 0 | 0 |
| = | D6 I | 0 | 9q | _ | _ | ae | _ | 1 | 0 | ae | _ | ae | 0 | ae | 0 | a_6^2 | a_6^1 | 0 | ae | _ | 0 | a 6 | 0 | 0 |
| | 07 | ~ | þ7 | ~ | ~ | a7 | _ | 7 | ~ | a7 | _ | a7 | _ | a7 | _ | a_7^2 | | _ | a7 | _ | _ | a7 | _ | - |
| | Minemonic | 197 | DIC | MOV A, Rr | torsip v //OM | A, dilect | MOV A, @Rr | MOV Rr, A | 100%; C 20 | N, dilect | A togrito //OM | diect, A | O tocaile //OM | allect, | | - (| direct Z | MOV | diect, | MOV @Rr, A | toorio age //OM | ((1), (1) | MOVC A,@A+DPTR | MOVC A, @A+PC |
| Classifi- | cation | Bit ma | inipu- on | | | - | | _ _ | | | a tra | | | | | | } | | - | | | | Co | nstant alue uctions |

| | Page | 363 | 364 | 362 | 365 | 246 | 340 | 245 | 340 | 246 | | | | | | 309 | | | | | | 347 | | | |
|------------------|-------------------------|--------------------------------------|---|----------------------------------|---------------------------|-----------------|-------------------------|-------------------------|-------------------------|---------------------|-------------------------|-----------------------------|-------------|-----------------|----------------|------------------|-------------------------------|-----------------------------|-------------|-----------------|----------------|-----------------|-------------|----------------|-------------|
| | Description | (A) \(\times\) (Rr) r=0~7 | (A)⇌(direct address) | (A) ((Rr)) r=0 or 1 | (A0-3)₹((Rro-3)) r=0 or 1 | (SP)←(SP)+1 | ((SP))←(direct address) | (direct address)←((SP)) | (SP)←(SP)−1 | (PC)←(PC)+2 | (SP)←(SP)+1 | ((SP))←(PC ₀₋₇) | (SP)←(SP)+1 | ((SP))←(PC8~15) | (PC0~10)←A0~10 | (PC)←(PC)+3 | (SP)←(SP)+1 | ((SP))←(PC ₀₋₇) | (SP)←(SP)+1 | ((SP))←(PC8-15) | (PC0~15)←A0~15 | (PC8-15)←((SP)) | (SP)←(SP)–1 | (PCo-7)←((SP)) | (SP)←(SP)−1 |
| 9 | Byte Cycle | 1 | 1 | - | - | · | 7 | C | 7 | 2 | | | | | | 2 | | | | | | 2 | | | |
| ć | Буте | 1 | 2 | - | - | c | 7 | c | 7 | 2 | | | | | | က | | | | | | 1 | | | |
| Instruction code | D7 D6 D5 D4 D3 D2 D1 D0 | 0 0 0 1 1 12 11 10 | 1 1 0 0 0 1 0 1 a 1 a 1 a 1 a 1 a 1 a 1 | 1 1 0 0 0 1 1 r | 1 1 0 1 0 1 1 г | 1 1 0 0 0 0 0 0 | a7 a6 a5 a4 a3 a2 a1 a0 | 1 1 0 1 0 0 0 0 | a7 a6 a5 a4 a3 a2 a1 a0 | A10 A9 A8 1 0 0 0 1 | A7 A6 A5 A4 A3 A2 A1 A0 | | | | | 0 0 0 1 0 0 1 0 | A15 A14 A13 A12 A11 A10 A9 A8 | A7 A6 A5 A4 A3 A2 A1 A0 | | | | 0 0 1 0 0 0 1 0 | | | |
| Classifi- | cation | | XCH A, direct | | | | roon alrect | | TOT DIRECT | ACALL addr 11 | | S | Subi | out | ine | ts LCALL addr 16 | ruct | ions | 6 | | | RET | | | |

| C | Таде П | 348 | | | | | 256 | 667 | | 310 | | 256 | ccc | 300 | 268 | | | | | | | | |
|------------------|-------------------------|-----------------|-------------|----------------|-------------|-------------------|---------------------|-------------------------|-----------------|-------------------------------|-------------------------|-----------------|---------------------------|-----------------|---------------------|-------------------------|-------------------------|---------------------------|-------------------------|------|-------|------|---|
| | Description | (PC8~15)←((SP)) | (SP)←(SP)−1 | (PC0~7)←((SP)) | (SP)→(SP)−1 | *INTERRUPT ENABLE | (PC)←(PC)+2 | (PC0~10)←A0~10 | | (PC0~15)←A0~15 | | (PC)←(PC)+2 | (PC)←(PC)+relative offset | (PC)←(A)+(DPTR) | (PC)←(PC)+3 | IF (A)≠(direct address) | THEN | (PC)←(PC)+relative offset | IF (A)<(direct address) | THEN | (C)←1 | ELSE | |
| 0 | byte Cycle | 2 | | | | | c | 7 | | 2 | | c | 7 | 2 | 2 | | | | | | | | |
| 6 | Буте | _ | | | | | c | ٧ | | က | | , | ٧ | 1 | က | | | | | | | | |
| Instruction code | D7 D6 D5 D4 D3 D2 D1 D0 | 0 0 1 1 0 0 1 0 | | | | | A10 A9 A8 0 0 0 0 1 | A7 A6 A5 A4 A3 A2 A1 A0 | 0 0 0 0 0 0 1 0 | A15 A14 A13 A12 A11 A10 A9 A8 | A7 A6 A5 A4 A3 A2 A1 A0 | 1 0 0 0 0 0 0 0 | R7 R6 R5 R4 R3 R2 R1 R0 | 0 1 1 1 0 0 1 1 | 1 0 1 1 0 1 0 1 | a7 a6 a5 a4 a3 a2 a1 a0 | R7 R6 R5 R4 R3 R2 R1 R0 | | | | | | _ |
| O. C. C. C. A. | MINEMONIC | RETI | | | | | 77 | AJIVIT AUGI II | | LJMP addr 16 | | | | JMP @A+DPTR | CJNE A, direct, rel | | | | | | | | |
| Classifi- | cation | | Sub nstr | | | | | | ump | ins | truc | | | | | Br | anc | hin | g in: | stru | ctio | ns | |

| assifi- | | | Ĕ | structio | Instruction code | | - | 6 | ٥ |
|---------|-------------------|---------|---------|----------|-------------------------|---|------------|---------------------------|------|
| cation | Mnemonic | 0 | D7 D6 [|)5 D4 E | D7 D6 D5 D4 D3 D2 D1 D0 | | Byte Cycle | Description | Рage |
| | CJNE A, #data, | ta, rel | 1 0 | 1 1 | rel 1 0 1 1 0 1 0 0 | 3 | 2 | (PC)←(PC)+3 | 266 |
| | | | 1 16 | 5 4 | 17 6 15 14 13 12 11 10 | | | IF (A)≠#data | |
| | | | R7 R6 F | 35 R4 F | R7 R6 R5 R4 R3 R2 R1 R0 | | | THEN | |
| | | | | | | | | (PC)←(PC)+relative offset | |
| | | | | | | | | IF (A)<#data | |
| 1 | | | | | | | | THEN | |
| Brar | | | | | | | | (C)←1 | |
| nchi | | | | | | | | ELSE | |
| ng i | | | | | | | | (C)←0 | |
| instr | CJNE Rr,#data,rel | ta,rel | 1 0 . | 1 | 1 r2 r1 r0 | 3 | 2 | (PC)←(PC)+3 | 270 |
| ucti | | | 1 9 4 | 5 4 | 13 12 11 10 | | | IF (Rr)≠#data r=0~7 | |
| ions | | | R7 R6 F | 35 R4 F | R7 R6 R5 R4 R3 R2 R1 R0 | | | THEN | |
| 3 | | | | | | | | (PC)←(PC)+relative offset | |
| | | | | | | | | IF (A)<#data r=0~7 | |
| | | | | | | | | THEN | |
| | | | | | | | | (C)←1 | |
| | | | | | | | | ELSE | |
| | | | | | | | | (C)←0 | |

| Page | | 264 | | | | | | | | | 285 | | | | | 287 | | | | | 307 | | | |
|------------------|-------------------------|------------------|--------------------------|-------------------------|---------------------------|--------------------------|------|-------|------|-------|--------------------|-------------------------------------|-----------------|------|---------------------------|------------------|-------------------------------------|-------------------------|------|---------------------------|-------------------|-------------------------|------|---------------------------|
| Description | | (PC)←(PC)+3 | IF ((Rr))≠#data r=0 or 1 | THEN | (PC)←(PC)+relative offset | IF ((Rr))<#data r=0 or 1 | THEN | (C)←1 | ELSE | (C)←0 | (PC)←(PC)+2 | $(Rr)\leftarrow (Rr)-1$ $r=0\sim 7$ | IF (Rr)≠0 r=0~7 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+3 | (direct address)←(direct address)−1 | IF (direct address)≠0 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+2 | IF (A)=0 | THEN | (PC)←(PC)+relative offset |
| Byte Cycle | -, -:- | 2 | | | | | | | | | 2 | | | | | 2 | | | | | 2 | | | |
| Byte | -, | 3 | | | | | | | | | 2 | | | | | 3 | | | | | 2 | | | |
| Instruction code | D7 D6 D5 D4 D3 D2 D1 D0 | 1011011 | 17 16 15 14 13 12 11 10 | R7 R6 R5 R4 R3 R2 R1 R0 | | | | | | | 1 1 0 1 1 12 11 10 | R7 R6 R5 R4 R3 R2 R1 R0 | | | | 1 1 0 1 0 1 0 1 | a7 a6 a5 a4 a3 a2 a1 a0 | R7 R6 R5 R4 R3 R2 R1 R0 | | | 0 1 1 0 0 0 0 0 0 | R7 R6 R5 R4 R3 R2 R1 R0 | | |
| Mnemonic | | CJNE @Rr, #data, | rel | | | | | | | | DJNZ Rr, rel | | | | | DJNZ direct, rel | | | | | JZ rel | | | |
| Classifi- | cation | | | | | | | | | Br | anc | hin | g ins | stru | ctio | ns | | | | | | | | |

| Č | Раде | 305 | | | | 298 | | | | 303 | | | | 294 | | | | 301 | | | | 296 | | | | |
|------------------|-------------------------|-----------------|-------------------------|------|---------------------------|-----------------|-------------------------|------|---------------------------|-----------------|-------------------------|------|---------------------------|-----------------|-------------------------|-------------------------|---------------------------|-----------------|-------------------------|-------------------------|---------------------------|---------------|-------------------------|-------------------------|-----------------|---------------------------|
| | Description | (PC)←(PC)+2 | IF (A)≠0 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+2 | IF (C)=1 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+2 | IF (C)=0 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+3 | IF (bit address)=1 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+3 | IF (bit address)=0 | THEN | (PC)←(PC)+relative offset | (PC)←(PC)+3 | IF (bit address)=1 | THEN | (bit address)←0 | (PC)←(PC)+relative offset |
| - | Byte Cycle | 2 | | | | 2 | | | | 2 | | | | 2 | | | | 2 | | | | 2 | | | | |
| 4 | Буте | 2 | | | | 2 | | | | 2 | | | | က | | | | က | | | | 3 | | | | |
| Instruction code | D7 D6 D5 D4 D3 D2 D1 D0 | 0 1 1 1 0 0 0 0 | R7 R6 R5 R4 R3 R2 R1 R0 | | | 0 1 0 0 0 0 0 0 | R7 R6 R5 R4 R3 R2 R1 R0 | | | 0 1 0 1 0 0 0 0 | R7 R6 R5 R4 R3 R2 R1 R0 | | | 0 0 1 0 0 0 0 0 | b7 b6 b5 b4 b3 b2 b1 b0 | R7 R6 R5 R4 R3 R2 R1 R0 | | 0 0 1 1 0 0 0 0 | b7 b6 b5 b4 b3 b2 b1 b0 | R7 R6 R5 R4 R3 R2 R1 R0 | | 0 0 0 1 0 0 0 | b7 b6 b5 b4 b3 b2 b1 b0 | R7 R6 R5 R4 R3 R2 R1 R0 | | |
| | Minemonic | JNZ rel | | | | JC rel | | | | JNC rel | | | | JB bit, rel | | | | JNB bit, rel | | | | JBC bit, rel | | | | |
| Classifi- | cation | | | | | | | | | | Br | anc | hin | g ins | stru | ctio | ns | | | | | | | | | |

| Page | 334 | 333 | 332 | 331 | 336 |
|---|-----------------------|-----------------|-----------------------|---------------------------|-------------------|
| Description | EXTERNAL RAM r=0 or 1 | EXTERNAL RAM | EXTERNAL RAM r=0 or 1 | EXTERNAL RAM | |
| | (A)←((Rr)) | (A)←((DPTR)) | ((Rr))←(A) | $((DPTR)) \leftarrow (A)$ | (PC)←(PC)+1 |
| Cycle | 2 | 2 | 2 | 2 | - |
| Byte | - | _ | 1 | 1 | - |
| n code 3 D2 D1 D0 | 0 0 1 r | 0 0 0 0 | 0 0 1 r | 0 0 0 0 | 0 0 0 |
| Instruction code D7 D6 D5 D4 D3 D2 [| 1 1 0 | 1 1 0 | 1 1 1 | 1 1 1 | 0 0 0 |
| Mnemonic D7 | MOVX A, @Rr | MOVX A, @DPTR 1 | MOVX @Rr, A | MOVX @DPTR, A 1 | OON |
| Classifi- cation | Externa | al memo | | uctions | Other instruction |

7.5 Detailed Description of MSM80C154S/MSM83C154S Instructions

Note: "direct address" is represented as "data address" in this detailed description.

1. ACALL code address (Absolute call within 2K bytes page)


| | , | |
|------------------|--|-------|
| | _ 70 | |
| Instruction code | : A10 A9 A8 1 0 0 0 B | yte 1 |
| | 7 0 | |
| Call address | A7 A6 A5 A4 A3 A2 A1 A0 B | yte 2 |
| Operations | : (PC)←(PC)+2 (SP)←(SP)+1 ((SP))←(PC0~7) (SP)←(SP)+1 ((SP))←(PC8~15) (PC0~10)←A0~10 | |
| Number of bytes | : 2 | |
| Number of cycles | : 2 | |
| Flags | : C AC F0 RS1 RS0 OV F1 P | |
| (PSW) | | |
| | | |

Description : This instruction stores the program counter value (return address) in the stack following an increment operation.

The program counter data PC0~10 following PC+2 is replaced by 11-bit page address data A0~10. The destination address for this instruction must always be within the 2K byte page, but if the instruction is placed at address X7FEH or X7FFH, execution

proceeds from the call address on the next page.

2. ADD A, #data (Add immediate data)



Operation : $(A)\leftarrow (A)+\#$ data

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) • • • • •

Description : An 8-bit immediate data value is added to the accumulator. The result is placed in the accumulator, and the flags are updated.

Example ADD A, #07H

#data

Instruction code : 0 0 1 0 0 Byte 1

 Before execution Accumulator
 After execution Accumulator

 0 1 1 0 0 0 1 0
 0 1 1 0 1 0 0 1

 7
 0 7
 0

3. ADD A, @Rr (Add indirect address)

7 0 Instruction code : 0 0 1 0 0 1 1 r Byte 1

Operation : $(A)\leftarrow (A)+((Rr))$ r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P

(PSW) • • • • •

Description : The data memory location contents addressed by the register r

contents are added to the accumulator. The result is placed in

the accumulator, and the flags are updated.

Example ADD A, @R0

Instruction code : 0 0 1 0 0 1 1 0 Byte 1

| Before execution Accumulator | After execution Accumulator | | | | | | | |
|---------------------------------|--------------------------------|--|--|--|--|--|--|--|
| 0 1 0 0 1 1 0 1 | 1 0 1 1 0 1 1 0 | | | | | | | |
| 7 0 | 7 0 | | | | | | | |
| Register 0 | Register 0 | | | | | | | |
| 0 1 0 1 1 1 0 0 | 0 1 0 1 1 1 0 0 | | | | | | | |
| 7 0 | 7 0 | | | | | | | |
| 5CH | 5CH | | | | | | | |
| 0 1 1 0 1 0 0 1 | 0 1 1 0 1 0 0 1 | | | | | | | |
| 7 0 | 7 0 | | | | | | | |

4. ADD A, Rr (Add register)

Operation : $(A)\leftarrow (A)+(Rr)$ r=0 thru 7

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P


(PSW) • • • • •

Description : The register r contents are added to the accumulator. The result


is placed in the accumulator, and the flags are updated.

Example ADD A, R6

Instruction code : 0 0 1 0 1 1 1 0 Byte



5. ADD A, data address (Add memory)



Operation : $(A)\leftarrow(A)+(data address)$

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) • • • • •

Description : The specified data address contents are added to the

accumulator. The result is placed in the accumulator, and the


flags are updated.


Example ADD A, P1

Instruction code : 0 0 1 0 0 1 0 1 Byte 1

| Before execution Accumulator | After execution Accumulator |
|---------------------------------|--------------------------------|
| 0 1 1 1 0 0 1 0 | 0 0 1 1 1 0 0 0 |
| 7 0 | 7 0 |
| Port 1(90H) | Port 1(90H) |
| 1 1 0 0 0 1 1 0 | 1 1 0 0 0 1 1 0 |
| 7 0 | 7 0 |

6. ADDC A, #data (Add carry plus immediate data to accumulator)





7. ADDC A, @Rr (Add carry plus indirect address to accumulator)

Instruction code : 0 0 1 1 0 1 1 r Byte 1

Operation : $(A)\leftarrow (A)+(C)+((Rr))$ r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) • • • • •

Description : The carry flag is added to the accumulator, and the contents of

data memory location addressed by the register r contents are

added to the accumulator. The result is placed in the

accumulator, and the flags are updated.

Example ADDC A, @R0

Instruction code : 0 0 1 1 0 1 1 0 Byte

| Before execution Accumulator | After execution Accumulator | | | | | | | |
|------------------------------|-----------------------------|--|--|--|--|--|--|--|
| Accumulator | Accumulator | | | | | | | |
| 1 1 0 1 0 1 0 1 | 0 1 0 1 0 0 0 0 | | | | | | | |
| 7 0 | 7 0 | | | | | | | |
| Register 0 | Register 0 | | | | | | | |
| 0 1 1 0 1 0 1 1 | 0 1 1 0 1 0 1 1 | | | | | | | |
| 7 0 | 7 0 | | | | | | | |
| 6BH | 6BH | | | | | | | |
| 0 1 1 1 1 0 1 1 | 0 1 1 1 1 0 1 1 | | | | | | | |
| 7 0 | 7 0 | | | | | | | |
| Carry flag 0 | Carry flag 1 | | | | | | | |

8. ADD A, Rr (Add carry plus register to accumulator)

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P

(PSW) • • • • •


Description : The carry flag is added to the accumulator, and the register r

contents are added to the result. The result is placed in the

accumulator, and the flags are updated.

Example ADDC A, R2

Instruction code : 0 0 1 1 1 0 1 0 Byte



9. ADDC A, data address (Add carry plus memory to accumulator)

0 0 Instruction code 1 1 0 1 0 Byte 1 7 0 Data address Byte 2 **a**7 **a**6 **a**5 **a**2 **a**0 **a**4 **a**3 **a**1 Operation : $(A)\leftarrow(A)+(C)+(data address)$

Number of bytes : 2 Number of cycles : 1

Flags С AC F0 RS1 RS0 OV F1 (PSW)

: The carry flag is added to the accumulator, and the specified Description data address contents are added to that result. The result is

placed in the accumulator, and the flags are updated.

Example ADDC A, 45H

Instruction code : 0 0 1 1,0 1 0 1 Byte 1

| Before execution Accumulator | After execution Accumulator | | | | | | | | |
|------------------------------|--------------------------------|--|--|--|--|--|--|--|--|
| 0 0 1 1 0 0 1 1 | 1 0 0 1 0 0 1 0 | | | | | | | | |
| 7 0 | 7 0 | | | | | | | | |
| 45H | 45H | | | | | | | | |
| 0 1 0 1 1 1 1 0 | 0 1 0 1 1 1 1 0 | | | | | | | | |
| 7 0 | 7 0 | | | | | | | | |
| _Carry flag | _Carry flag | | | | | | | | |
| 1 | 0 | | | | | | | | |

10. AJMP code address (Absolute jump within 2K byte page)

7 0 Instruction code : A₁₀ A₉ A₈ 0 0 0 0 1 Byte 1

> 7 0 A7 A6 A5 A4 A3 A2 A1 A0 E

(PC0~10)←A0~10

Number of bytes : 2 Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : After an increment ,the program counter PC0~10 is replaced by

11-bit page address data A_{0~10}. The destination address for this instruction must always be within the 2K byte page, but if the instruction is placed at address X7FEH or X7FFH, execution

proceeds from the jump address on the next page.

11. ANL A, #data (Logical AND immediate data to accumulator)

7 0 Instruction code 0 1 1 0 1 0 0 Byte 1 7 0 #data 17 **l**6 **I**5 lз 11 lo Byte 2 14 12

Operation : (A)←(A) AND #data

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The logical AND between an 8-bit immediate data value and the accumulator contents is determined. The result is placed in the

accumulator and the flag is updated.

Example ANL A, #0AH

Instruction code : 0 1 0 1 0 0 Byte 1

 Before execution Accumulator
 After execution Accumulator

 1 0 1 1 1 1 0 1
 0 0 0 0 1 0 0 0

 7 0 7 0
 0 0 0 0 0 0 0 0

12. ANL A, @Rr (Logical AND indirect address to accumulator)

Operation : (A) \leftarrow (A) AND ((Rr)) r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The logical AND between the accumulator contents and the

data memory location contents addressed by the register r contents is determined. The result is placed in the accumulator

and the flag is updated.

Example ANL A, @R0

Instruction code : 0 1 0 1 0 1 1 0 Byte

 Before execution Accumulator

 Accumulator
 After execution Accumulator

 1 0 1 0 1 1 1 0 0 0
 1 0 1 0 1 0 1 0 1 0

 Register 0
 Register 0

 0 1 0 1 1 0 0 0 0
 0 1 0 1 1 0 0 0

 7 0 7 0
 RAM 58H

 1 1 1 1 1 1 0 1 0 0 7
 0 7 0

13. ANL A, Rr (Logical AND register to accumulator)

7 0 Instruction code : 0 1 0 1 1 r2 r1 r0 Byte 1

Operation : (A) \leftarrow (A) AND (Rr) r=0 thru 7

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)


Description : The logical AND between the accumulator contents and the

register r contents is determined. The result is placed in the


accumulator and the flag is updated.

Example ANL A, R5

Instruction code : 0 1 0 1 1 1 0 1 Byte



14. ANL A, data address (Logical AND memory to accumulator)



Operation : $(A)\leftarrow(A)$ AND (data address)

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The logical AND between the accumulator contents and the specified data address contents is determined. The result is

placed in the accumulator and the flag is updated.

Example ANL A, P1

Instruction code : 0 1 0 1 0 1 Byte 1

7 0


1 0 0 1 0 0 0 0 0 Byte 2

| Before execution Accumulator | After execution Accumulator |
|---------------------------------|--------------------------------|
| 1 1 1 0 0 1 0 1 | 1 0 1 0 0 1 0 1 |
| 7 0 | 7 0 |
| Port 1 | Port 1 |
| 1 0 1 0 1 1 1 1 | 1 0 1 0 1 1 1 1 |
| 7 0 | 7 0 |


15. ANL C, bit address (Logical AND bit to carry flag)

0 0 0 Byte 1 Instruction code 0 0 0 1 7 0 Bit address b7 b6 b5 b1 b₀ Byte 2 b4 bз b₂ Operation : (C)←(C) AND (bit address) : 2 Number of bytes : 2 Number of cycles Flags : C AC F0 RS1 RS0 OV F1 Ρ (PSW) : The logical AND between the carry flag and the specified bit Description address contents is determined. The result is placed in the carry flag. Example ANL C, ACC.5 1 0 0 0 0 0 1 0 Byte 1 Instruction code Byte 2 Before execution After execution Carry flag Carry flag Accumulator Accumulator 1 0 0 1 0 1 0 1 0 0 1 1 0 1 0

16. ANL C,/bit address (Logical AND complement bit to carry flag)



17. ANL data address, #data (Logical AND immediate data to memory)




1 0 1 0 1 0 1

| Before execution DPH | | | | | | | | | С | A PP | | · ex | cec | utio | on | |
|----------------------|---|---|---|---|---|---|---|---|---|---------|---|------|----------------|------|----|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 0 | 1 | 0 | _, 1 | 0 | 1 | 0 |
| 7 | | | | | | | 0 | - | 7 | | | | | | | 0 |

Byte 3

18. ANL data address, A (Logical AND accumulator to memory)



Operation : (data address) ← (data address) AND (A)

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The logical AND between the accumulator and the specified

data address contents is determined. The result is placed in the

specified data address.

Example ANL TCON, A


Instruction code : 0 1 0 1 0 0 1 0 Byte 1

| Before execution Accumulator | | | | | | After execution Accumulator | | | | | | | | | |
|---------------------------------|----|---|---|-----|---|--------------------------------|---|---|----|---|---|---|---|---|---|
| 0 | 1 | 0 | 1 | , 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 7 | | | | | | | 0 | 7 | | | | | | | 0 |
| Т | CC | N | | | | | | Т | CC | N | | | | | |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 7 | | | | | | | 0 | 7 | | | | | | | 0 |

19. CJNE @Rr, #data, code address (Compare indirect address to immediate data, jump if not equal)

| | | 7 | | | | | | | 0 | | |
|------------------|--|-------|------------|------------|------------|---------|------------|-------|----------------|------------|--|
| Instruction code | : | 1 | 0 | 1 | 1 | 0 | 1 | 1 | r | Byte 1 | |
| | | 7 | | | | | | | 0 | | |
| #data | | 17 | l 6 | l 5 | l 4 | Із | l 2 | l1 | lo | Byte 2 | |
| | | 7 | | | | | | | 0 | | |
| Relative offset | | R7 | R6 | R5 | R4 | Rз | R2 | R1 | R ₀ | Byte 3 | |
| Operations | : (PC)←(PC)+3 IF ((Rr))≠#data r=0 or 1 THEN (PC)←(PC)+relative offset IF ((Rr))<#data r=0 or 1 THEN (C)←1 ELSE (C)←0 | | | | | | | | | | |
| Number of bytes | : | 3 | | | | | | | | | |
| Number of cycles | : | 2 | | | | | | | | | |
| Flags | : | С | AC | F0 | RS1 | RS0 | OV | F1 | Р | | |
| (PSW) | | • | | | | | | | | | |
| Description | : | The d | lata m | emor | y loca | tion co | ontent | s add | resse | d by the r | |


: The data memory location contents addressed by the register r contents are compared with an immediate data value. Control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the next address following this instruction. The carry flag is set to 1 if the immediate data value is greater than the specified address contents, but is set to 0 if otherwise.



20. CJNE A, #data, code address (Compare immediate data to accumulator, jump if not equal)

| | 7 | | | | 0 | |
|------------------|--|-----------------------|-------------|-------|----------------|---------|
| Instruction code | : 1 0 | 1 1 | 0 1 | 0 | 0 | Byte 1 |
| | _ 7 | | | | 0 | _ |
| #data | l7 l6 | l 5 l 4 | l3 l2 | l1 | lo | Byte 2 |
| | 7 | | | | 0 | |
| Relative offset | R7 R6 | R5 R4 | R3 R2 | R1 | R ₀ | Byte 3 |
| Operations | : (PC)←(PC IF (A)≠#dat THEN (PC)←(PC IF (A)<#dat THEN (C)←1 ELSE (C)←0 | ta)+relative o | ffset | | | |
| Number of bytes | : 3 | | | | | |
| Number of cycles | : 2 | | | | | |
| Flags | : C AC | F0 RS1 | RS0 OV | F1 | Р | |
| (PSW) | • | | | | | |
| Description | : The accum | ulator cont | ents are co | mpare | d with | an imme |


[:] The accumulator contents are compared with an immediate data value, and control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the next address following this instruction. The carry flag is set to 1 if the immediate data value is greater than the accumulator contents, but is set to 0 if otherwise.



21. CJNE A, data address, code address (Compare memory to accumulator, jump if not equal)

| | 7 | | | | | | | 0 | | | |
|------------------|--|------------|------------|-----|------------|----------------|------------|----------------|--------------|--|--|
| Instruction code | : 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | Byte 1 | | |
| | _ 7 | | | | | | | 0 | | | |
| Data address | ат | a 6 | a 5 | a4 | a 3 | a ₂ | a 1 | a 0 | Byte 2 | | |
| | _ 7 | | | | | | | 0 | 1 | | |
| Relative offset | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R ₀ | Byte 3 | | |
| Operations | : (PC)←(PC)+3 IF (A)≠(data address) THEN (PC)←(PC)+relative offset IF (A)<(data address) THEN (C)←1 ELSE (C)←0 | | | | | | | | | | |
| Number of bytes | : 3 | | | | | | | | | | |
| Number of cycles | : 2 | | | | | | | | | | |
| Flags | : C | AC | F0 | RS1 | RS0 | OV | F1 | Р | | | |
| (PSW) | • | | | | | | | | | | |
| Description | | | | | | | - | | the specifie | | |


The accumulator contents are compared with the specified data address contents, and control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the next address following this instruction. The carry flag is set to 1 if the specified data address contents are greater than the accumulator contents, but is set to 0 if otherwise.



22. CJNE Rr, #data, code address (Compare immediate data to register, jump if not equal)

| | _ 7 | | | | | | 0 | | | | |
|------------------|--|----------|---------------|-------|------------|--------|----------------|----------|--|--|--|
| Instruction code | : 1 | 0 | 1 1 | 1 | r2 | r1 | r 0 | Byte 1 | | | |
| | 7 | | | | | | 0 | | | | |
| #data | 17 | l6 l | 5 l 4 | Із | l 2 | l1 | lo | Byte 2 | | | |
| | 7 | | | | | | 0 | | | | |
| Relative offset | R7 | R6 F | 85 R 4 | Rз | R2 | R1 | R ₀ | Byte 3 | | | |
| Operations | : (PC)←(PC)+3 IF ((Rr))≠#data r=0 thru 7 THEN (PC)←(PC)+relative offset IF ((Rr))<#data r=0 thru 7 THEN (C)←1 ELSE (C)←0 | | | | | | | | | | |
| Number of bytes | : 3 | | | | | | | | | | |
| Number of cycles | : 2 | | | | | | | | | | |
| Flags | : C | AC F | 0 RS1 | RS0 | OV | F1 | Р | | | | |
| (PSW) | • | | | | | | | | | | |
| Description | : The re | gister r | contents | are c | ompa | red wi | th an | immediat | | | |

[:] The register r contents are compared with an immediate data value, and control is shifted to a relative jump address if the compared data is not equal. If the compared data is equal, control is shifted to the next address following this instruction. The carry flag is set to 1 if the immediate data value is greater than the register r contents, but is set to 0 if otherwise.



23. CLR A (Clear accumulator)

7 0 Instruction code : 1 1 1 0 0 1 0 Byte 1

Operation : $(A)\leftarrow 0$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator is cleared to 0 and flag is updated.

Example CLR A

Instruction code : 1 1 1 0 0 1 0 0 Byte 1

 Before execution Accumulator
 After execution Accumulator

 1 0 1 1 0 1 0 1
 0 0 0 0 0 0 0 0

 7
 0 7

24. CLR C (Clear carry flag)

7 0 Instruction code : 1 1 0 0 0 0 1 1 Byte 1

Operation : $(C)\leftarrow 0$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The carry flag is cleared to 0.

Example CLR C

Instruction code : 1 1 0 0 0 1 1 Byte 1

Before execution After execution

Carry flag

Carry flag

0

25. CLR bit address (Clear bit)

7 0 Instruction code : 1 1 0 0 0 0 1 0 Byte 1

7 0 b7 b6 b5 b4 b3 b2 b1 b0 Byte 2

Operation : (bit address) \leftarrow 0

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The specified bit address content is cleared to 0.

Example CLR P1.5

Bit address

Instruction code : 1 0 0 0 0 1 0 Byte 1

7 0 1 1 1 0 0 1 0 1 Byte 2

 Before execution
 After execution

 Port 1
 Port 1

 1 1 1 1 1 1 1 1 1
 1 1 0 1 1 1 1

 7 5 0
 7 5 0

26. CPL A (Complement accumulator)

7 0 Instruction code : 1 1 1 1 0 1 0 0 Byte 1

Operation : $(A) \leftarrow (\overline{A})$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : Accumulator data 0 is set to 1 and 1 is set to 0.

Example CPL A

Instruction code : 1 1 1 1 0 1 0 0 Byte 1

 Before execution Accumulator
 After execution Accumulator

 1 1 0 1 0 1 0 1
 0 0 1 0 1 0 1 0

 7 0 7 0
 0 0 1 0 1 0 0

27. CPL C (Complement carry flag)

7 1 Instruction code 0 1 0 0 1 Byte 1 1 Operation : (C)←(<u>C</u>) Number of bytes : 1 Number of cycles : 1 F0 RS1 RS0 OV F1 Flags : C AC (PSW)

Description : The carry flag is set to 1 if 0, set to 0 if 1.

Example CPL C

Instruction code : 1 0 1 1 0 0 1 1 Byte 1

Before execution

Carry flag

After execution

28. CPL bit address (Complement bit)

7 0 1 0 0 Byte 1 Instruction code 1 1 0 1

> 7 0 b7 b6 b5 b4 рз b2 b1 bo Byte 2

Operation : (bit address)←(bit address)

Number of bytes : 2 Number of cycles : 1

С AC Flags F0 RS1 RS0 OV F1 Ρ (PSW)

: The specified bit address content is set to 1 if 0, and set to 0 if 1. Description

Example CLR B.7

Bit address

1 0 1 1 0 0 1 0 Byte 1 Instruction code

Before execution B register B register 1 1 0 1 0 1 1 1 0 1 0 1 0 1 1 1

29. DA A (Decimal adjust accumulator)

7 0 Instruction code : 1 1 0 1 0 1 0 Byte 1

Operations : $10^0+6\leftarrow(AC)=1$ or $10^0>10$

 ${10^{1}+6 \atop (C)\leftarrow 1}$ $\left\{\leftarrow(C)=1 \text{ or } 10^{1}>10\right\}$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P

(PSW) • • •

Description : The arithmetic operation result located in the accumulator

following an addition between two 2-digit decimal number is converted to a normal decimal number. When the contents of accumulator bits 0 thru 3 (100 digit) are greater than 9, or when the auxiliary carry (AC) is 1, 6 is added to accumulator bits 0 thru 3. And if the contents of accumulator bits 4 thru 7 (101 digit) exceed 9, or if the result obtained by adding a carry from the lower order digits after compensation is greater than 9, or if the carry flag is 1, 6 is added to the data in accumulator bits 4 thru

7. The flags are also updated.

Example DA A

Instruction code


Before execution Accumulator

1 0 1 1 0 1 0 1 0 1

7 0


C AC

0 0



Before execution Accumulator

0 0 1 1 0 0 0 1
7 0
C AC
1 1



Before execution Accumulator

1 0 0 1 1 1 0 0 0 7 0 C AC 0

After execution Accumulator

0 0 0 0 0 0 0 1 0 7 0 C AC 1 0

30. DEC @Rr (Decrement indirect address)

7 0 Instruction code : 0 0 0 1 0 1 1 r Byte 1

Operation : $((Rr))\leftarrow ((Rr))-1$ r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The contents of the data memory location addressed by the

register r contents are decremented by 1.

Example DEC @R0

Instruction code : 0 0 0 1 0 1 1 0 Byte



31. DEC A (Decrement accumulator)

7 0 Instruction code : 0 0 0 1 0 1 0 Byte 1

Operation : $(A)\leftarrow (A)-1$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are decremented by 1, and the flag is

updated.

Example DEC A

7 0
Instruction code : 0 0 0 1 0 1 0 0 Byte

 Before execution Accumulator
 After execution Accumulator

 1 0 1 0 1 0 0 0
 1 0 1 0 0 1 1 1 1

 7 0 7 0 7
 7 0 0

32. DEC Rr (Decrement register)

Operation : $(Rr)\leftarrow (Rr)-1 r=0 thru 7$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The register r contents are decremented by 1.

Example DEC R7

Instruction code : 0 0 0 1 1 1 1 1 Byte 1

 Before execution Register 7
 After execution Register 7

 1 0 0 0 0 0 0 0 0
 0 1 1 1 1 1 1 1 1 7 7

 7 0 7 0
 0 7 0

Byte 2

33. DEC data address (Decrement memory)

> 7 0 a7 a6 a5 a4 a3 a2 a1 a0

Operation : (data address)←(data address)–1

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The specified data address contents are decremented by 1.

Example DEC 5AH

Data address

Instruction code : 0 0 0 1 0 1 0 1 Byte

7 0 0 1 0 1 1 0 1 0 Byte 2

 Before execution
 After execution

 5AH
 5AH

 1 1 1 1 1 1 1 1 1
 1 1 1 1 1 1 1

34. DIV AB (Divide accumulator by B)

Instruction code : 1 0 0 0 0 1 0 0 Byte 1

Operation : (A) quotient \leftarrow (A)/(B)

(B) remainder

Number of bytes : 1
Number of cycles : 4

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) • • • •


Description : The accumulator contents are devided by the contents of

arithmetic operation register (B). The two data values are handled as integers without sign. The quotient is placed in the accumulator, and the remainder in the arithmetic operation register (B). The carry flag is always cleared, and the overflow flag (OV) is set to 1 if division by 0 is executed. This flag is cleared in all other cases. If division by 0 is executed, the accumulator and arithmetic operation register (B) contents

remain unchanged.

Example DIV AB(0AEH÷7H=18·····remainder 6H)

Instruction code : 1 0 0 0 0 1 0 0 Byte



35. DJNZ Rr, code address (Decrement register, and jump if not zero)

7 0 1 0 Byte 1 Instruction code 1 1 r2 r1 ro 7 0 Relative offset R₇ R6 R5 Rз R2 R₁ R₀ Byte 2 R4 Operations : (PC)←(PC)+2 $(Rr)\leftarrow (Rr)-1$ r=0 thru 7 IF (Rr)≠0 THEN (PC)←(PC)+relative offset


Number of bytes : 2 Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The register r contents are decremented by 1. Control is shifted

to a relative jump address if the register r contents are not 0 as a result of the decrement. Control is shifted to the next address

following this instruction if the result is 0.




36. DJNZ data address, code address (Decrement memory, and jump if not zero)

| | 7 | | | | | | | 0 | _ |
|------------------|-----------------------|------------------------------|----------------|------------------|------------|----------------|------|----------------|---|
| Instruction code | : 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | Byte 1 |
| | _ 7 | | | | | | | 0 | 1 |
| Data address | ат | a 6 | a 5 | a 4 | a 3 | a ₂ | a1 | a 0 | Byte 2 |
| | _ 7 | | | | | | | 0 | |
| Relative offset | R7 | R6 | R5 | R4 | Rз | R2 | R1 | R ₀ | Byte 3 |
| Operations | (data IF (d THE | ←(PC) a addre ata ad N ←(PC) | ess)← dress |) ≠ 0 | | ss)–1 | | | |
| Number of bytes | : 3 | | | | | | | | |
| Number of cycles | : 2 | | | | | | | | |
| Flags | : C | AC | F0 | RS1 | RS0 | OV | F1 | Р | |
| (PSW) | | | | | | | | | |
| Description | Cont | rol is s | hifted | l to a r | elative | e jump | addr | ess if | emented by 1. data address nt. Control is |

is 0.

shifted to the next address following this instruction if the result



37. INC @Rr (Increment indirect address)

7 0
Instruction code : 0 0 0 0 1 1 r Byte 1

Operation : $((Rr))\leftarrow ((Rr))+1$ r=0 or 1


Number of bytes : 1
Number of cycles : 1

Description : The contents of the data memory location addressed by the

register r contents are incremented by 1.

Example INC @R1

Instruction code : 0 0 0 0 0 1 1 1 Byte



38. INC A (Increment accumulator)

Operation : $(A)\leftarrow (A)+1$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The accumulator contents are incremented by 1, and the flag is

updated.

Example INC A

Instruction code : 0 0 0 0 0 1 0 0 Byte 1

 Before execution Accumulator
 After execution Accumulator

 1 0 1 1 0 1 1 1
 1 0 1 1 1 0 0 0

 7 0 7 0
 0

39. INC DPTR (Increment data pointer)

7 0 Instruction code : 1 0 1 0 0 1 1 Byte 1

Operation : $(DPTR) \leftarrow (DPTR) + 1$

Number of bytes : 1
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : 16-bit contents od the data pointer (DPH-DPL) are incremented

by 1.

Example INC DPTR

Instruction code : 1 0 1 0 0 1 1 Byte

 Before execution

 DPH
 DPL

 0 1 1 0 1 0 0 0 1 1 1 1 1 1 1 1

 15
 8 7
 0

After execution
DPH
DPL

0 1 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0

15 8 7 0

40. INC Rr (Increment register)

Operation : $(Rr)\leftarrow (Rr)+1$ r=0 thru 7

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The register r contents are incremented by 1.

Example INC R5

Instruction code : 0 0 0 0 1 1 0 1 Byte 1


 Before execution
 After execution

 Register 5
 Register 5

 1 0 1 1 1 1 1 1 1
 1 1 0 0 0 0 0 0

 7
 0

41. INC data address (Increment memory)



Operation : (data address)←(data address)+1

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The specified data address contents are incremented by 1.

Example INC P1

Instruction code : 0 0 0 0 0 1 0 1 Byte

Data address : 1 0 0 1 0 0 0 0 Byte 2

42. JB bit address, code address (Jump if bit is set)


7 0 Byte 1 0 0 1 0 0 Instruction code 0 0 0 7 0 Bit address b7 b6 b₀ Byte 2 b5 b4 bз b2 b1 7 0 Relative offset R7 R₀ Byte 3 R₆ R₅ R4 Rз R₂ R₁ : (PC)←(PC)+3 Operations IF (bit address)=1 THEN $(PC)\leftarrow(PC)$ +relative offset Number of bytes : 3 Number of cycles : 2 Flags : C AC Ρ RS1 RS0 OV (PSW)

Description : Control is shifted to a relative jump address if the specified bit

address content is 1.

Control is shifted to the next address following this instruction if

the content is 0.




43. JBC bit address, code address (Jump and clear if bit is set)

| | _ 7 | | | | | | | 0 | _ |
|------------------|--------------------------------------|----------------------|----------------|-----|---------|----|----|----------------|-------------------|
| Instruction code | : 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Byte 1 |
| | 7 | | | | | | | 0 | 1 |
| Bit address | b7 | b6 | b5 | b4 | bз | b2 | b1 | b ₀ | Byte 2 |
| | _ 7 | | | | | | | 0 | |
| Relative offset | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R ₀ | Byte 3 |
| Operations | : (PC) ← IF (bit THEN (bit ac (PC) ← | addre I Idress | ess)=′ s)←0 | | fset | | | | |
| Number of bytes | : 3 | | | | | | | | |
| Number of cycles | : 2 | | | | | | | | |
| Flags | : C | AC | F0 | RS1 | RS0 | OV | F1 | Р | |
| (PSW) | | | | | | | | | |
| Description | : Contr | ol is s | hifted | | elative | | | | the specified bit |

the content is 0.

address content is 1, and that bit is cleared to 0.

Control is shifted to the next address following this instruction if



44. JC code address (Jump if carry is set)

7 0 Instruction code 0 1 0 0 0 0 0 Byte 1 0

> 7 0 R₇ R6 R5 R4 Rз R2 R₁ R₀

Operations : (PC)←(PC)+2

IF(C)=1

THEN

(PC)←(PC)+relative offset

Number of bytes : 2

Relative offset

Number of cycles : 2


: C AC Ρ Flags F0 RS1 RS0 OV F1 (PSW)

Description : Control is shifted to a relative jump address if the carry flag is 1.

Control is shifted to the next address following this instruction if

Byte 2

the content is 0.



45. JMP @A + DPTR (Jump to sum of accumulator and data pointer)

7 0 Instruction code : 0 1 1 1 0 0 1 1 Byte 1

Operation : $(PC)\leftarrow(A)+(DPTR)$


Number of bytes : 1
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are added to the data pointer contents, and the resulting sum is placed in the program counter.

Example JMP @A+DPTR

Instruction code : 0 1 1 1 0 0 1 1 Byte




address content is 0, but shifted to the next address following

46. JNB bit address, code address (Jump if bit is not set)

| | _ 7 | 0 |
|------------------|--|-----------------------|
| Instruction code | : 0 0 1 1 0 0 0 | 0 Byte 1 |
| | 7 | 0 |
| Bit address | b7 b6 b5 b4 b3 b2 b1 | bo Byte 2 |
| | _ 7 | 0 |
| Relative offset | R7 R6 R5 R4 R3 R2 R1 | R ₀ Byte 3 |
| Operations | : (PC)←(PC)+3 IF (bit address)=0 THEN (PC)←(PC)+relative offset | |
| Number of bytes | : 3 | |
| Number of cycles | : 2 | |
| Flags | : C AC F0 RS1 RS0 OV F1 | Р |
| (PSW) | | |
| Description | : Control is shifted to a relative jump ad | |

this instruction if the content is 1.



Byte 2

47. JNC code address (Jump if carry is not set)

7 0 Instruction code 0 1 0 0 0 0 0 Byte 1

> 7 0 R₇ R6 R5 R4 Rз R2 R₁ R₀

Operations : (PC)←(PC)+2

IF(C)=0

THEN

(PC)←(PC)+relative offset

Number of bytes : 2

Relative offset

Number of cycles : 2


: C AC Ρ Flags F0 RS1 RS0 OV F1

(PSW)

Description : Control is shifted to a relative jump address if the carry flag is 0.

Control is shifted to the next address following this instruction if

the content is 1.



48. JNZ code address (Jump if accumulator is not 0)

7 0 Instruction code : 0 1 1 1 1 0 0 0 0 Byte 1

7 0 R7 R6 R5 R4 R3 R2 R1 R0 Byte 2

Operations : $(PC)\leftarrow(PC)+2$

IF (A)≠0 THEN

(PC)←(PC)+relative offset

Number of bytes : 2
Number of cycles : 2


Relative offset

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : Control is shifted to a relative jump address if the accumulator

contents are not 0. Control is shifted to the next address

following this instruction if the contents are 0.



49. JZ code address (Jump if accumulator is not 0)

7 0 Instruction code : 0 1 1 0 0 0 0 Byte 1

> 7 0 R7 R6 R5 R4 R3 R2 R1 R0 Byte 2

Operations : $(PC)\leftarrow(PC)+2$

IF (A)=0 THEN

(PC)←(PC)+relative offset

Number of bytes : 2
Number of cycles : 2


Relative offset

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : Control is shifted to a relative jump address if the accumulator

contents are 0. Control is shifted to the next address following

this instruction if the contents are not 0.



50. LCALL code address (Long call)

| | 7 | 0 |
|------------------|--|-------------------|
| Instruction code | : 0 0 0 1 0 0 1 | 0 Byte 1 |
| | _ 7 | 0 |
| Call address | A15 A14 A13 A12 A11 A10 A9 | A8 Byte 2 |
| | 7 | 0 |
| Call address | A7 A6 A5 A4 A3 A2 A1 | Ao Byte 3 |
| Operations | : $(PC) \leftarrow (PC) + 3$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{0} \sim 7)$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{8} \sim 15)$ $(PC_{0} \sim 15) \leftarrow A_{0} \sim 15$ | |
| Number of bytes | : 3 | |
| Number of cycles | : 2 | |
| Flags | : C AC F0 RS1 RS0 OV F1 | Р |
| (PSW) | | |
| Description | : The contents of the program counter (| return address) a |

pushed in the stack following an increment.

Call address A0~15 specified by operand are placed in the

program counter PC_{0~15}.

This instruction is capable of call to anywhere within the entire

range of 64K words.

51. LJMP code address (Long jump)

7 0 Instruction code : 0 0 0 0 0 1 0 Byte 1

7 0 Jump address A14 A13 A12 A11 A10 A9 A8 Byte 2

> 7 0 A7 A6 A5 A4 A3 A2 A1 A0 Byte 3

Operation : (PC0~15)←A0~15

Number of bytes : 3
Number of cycles : 2

Jump address

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)


Description : Jump address Ao-15 specified by operand are placed in the

program counter PC0~15.

This instruction is capable of jump to anywhere within the entire

range of 64K words.

52. MOV @Rr, #data (Move immediate data to indirect address)



Operation : ((Rr))←#data r=0 or 1

Number of bytes : 2
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : An 8-bit immediate data value is copied to the data memory

location addressed by the register r contents.

Example MOV @R1, #0AAH

7 0 1 0 1 1 1 0 1 1 1 Byte 2 7 0 1 0 1 0 1 0 1 0 Byte 2



53. MOV @Rr, A (Move accumulator to indirect address)

7 0 Instruction code : 1 1 1 1 0 1 1 r Byte 1

Operation : $((Rr))\leftarrow (A)$ r=0 or 1

Number of bytes : 1
Number of cycles : 1


Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are copied to the data memory


location addressed by the register r contents.

Example MOV @R0, A

Instruction code : 1 1 1 1 1 0 1 1 0 Byte



54. MOV @Rr, data address (Move memory to indirect address)



Operation : $((Rr))\leftarrow (data \ address) \ r=0 \ or \ 1$


Number of bytes : 2 Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The specified data address contents are copied to the data memory location addressed by the register r contents.

Example MOV @R0, 0E0H

7 0 1 0 1 0 0 1 1 0 Byte 2 7 0 1 1 1 0 0 0 0 0 Byte 2



55. MOV A, #data (Move immediate data to accumulator)

7 0 : 0 1 1 1 0 0 Byte 1

#data 7 0 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | Byte 2

Operation : (A)←#data

Number of bytes : 2
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : An 8-bit immediate data is copied to the accumulator, and the

flag is updated.

Example MOV A, #05H

Instruction code : 0 1 1 1 0 1 0 0 Byte 1


7 0 0 0 0 0 0 0 1 0 1 Byte 2

 Before execution Accumulator
 After execution Accumulator

 0 1 1 1 0 1 1 1
 0 0 0 0 0 1 0 1

 7
 0 7
 0

56. MOV A, @Rr (Move indirect address to accumulator)



Operation : $(A)\leftarrow ((Rr))$ r=0 or 1

Number of bytes : 1
Number of cycles : 1


Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The data memory location contents addressed by the register r

contents are copied to the accumulator, and the flag is updated.

Example MOV A, @R0

Instruction code : 1 1 1 0 0 1 1 0 Byte



57. MOV A, Rr (Move register to accumulator)

7 0 Instruction code : 1 1 1 0 1 r2 r1 r0 Byte 1

Operation : $(A)\leftarrow (Rr)$ r=0 thru 7

Number of bytes : 1
Number of cycles : 1


Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The register r contents are copied to the accumulator, and the


flag is updated.

Example MOV A, R6

Instruction code : 1 1 1 0 1 1 1 0 Byte



58. MOV A, data address (Move memory to accumulator)



Operation : (A)←(data address)


Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •


Description : The specified data address contents are copied to the accumu-

lator, and the flag is updated.

Example MOV A, P1



59. MOV C, bit address (Move bit to carry flag)



0

1

60. MOV DPTR, #data (Move immediate data to data pointer)

7 0 Instruction code : 1 0 0 1 0 0 0 Byte 1

#data 7 0 | I15 | I14 | I13 | I12 | I11 | I10 | I9 | I8 | Byte 2

7 0 17 16 15 14 13 12 11 10 Byte 3

Operation : (DPTR)←#data

(DPH)←I8~15 (DPL)←I0~7

Number of bytes : 3
Number of cycles : 2

#data

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : A 16-bit immediate data value is copied to the data pointer


(DPH-DPL).

Example MOV DPTR, #0AF5H

0 0 0 0 1 0 1 0 Byte 2

7 0 1 1 1 1 1 0 1 0 1 Byte 3





61. MOV Rr, #data (Move immediate data to register)

0 1 Byte 1 Instruction code 1 1 r2 r1 ro 7 0 #data 17 **l**6 **l**5 12 lο Byte 2 14 lз 11

Operation : (Rr)←#data r=0 thru 7

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : An 8-bit immediate data value is copied to the register r.

Example MOV R5, #0AH

Instruction code : 0 1 1 1 1 0 1 Byte 1

7 0 0 0 0 0 1 0 1 0 Byte 2

Before execution
Register 5

1 0 1 0 1 1 0 1 1

After execution Register 5

0 0 0 0 1 0 1 0 7 0

62. MOV Rr, A (Move accumulator to register)

Operation : $(Rr)\leftarrow (A)$ r=0 thru 7

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : The accumulator contents are copied to the register r.

Example MOV R1, A

Instruction code : 1 1 1 1 1 0 0 1 Byte 1

 Before execution Register 1
 After execution Register 1

 0 1 1 1 1 1 1 0
 1 0 0 1 1 0 0 1

 7 0 Accumulator
 Accumulator

 1 0 0 1 1 0 0 1
 1 0 0 1 1 0 0 1

 7 0 7 0 0
 0 0 1 1 0 0 1

63. MOV Rr, data address (Move memory to register)

0 7 0 Byte 1 Instruction code 1 1 1 r2 r1 ro 7 0 Data address Byte 2 **a**7 **a**6 **a**5 аз **a**2 **a**0 **a**4 **a**1

Operation : (Rr) \leftarrow (data address) r=0 thru 7

Number of bytes : 2
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The specified data address contents are copied to the register r.

Example MOV R0, 5AH


Instruction code : 1 0 1 0 1 0 0 Byte 1

7 0

0 1 0 1 0 1 0 1 0 Byte 2



64. MOV bit address, C (Move carry flag to bit)



Operation : (bit address) \leftarrow (C)

Number of bytes : 2 Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)


Description : The carry flag content is copied to the specified bit address.

Example MOV P1.4, C


Instruction code : 1 0 0 1 0 0 1 0 Byte 1

7 0

1 0 0 1 0 1 0 0 Byte 2




65. MOV data address, #data (Move immediate data to memory)



0 0 0 0 0 0 0 0

0 1 0 1,0 0 0 0

66. MOV data address, @Rr (Move indirect address to memory)



Operation : (data address) \leftarrow ((Rr)) r=0 or 1


Number of bytes : 2
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : The data memory location contents addressed by the register r contents are copied to the specified data address.

Example MOV ACC, @R1

Instruction code



67. MOV data address, A (Move accumulator to memory)

1 1 1 Byte 1 Instruction code 1 0 0 7 0 Data address а7 Byte 2 **a**6 **a**5 **a**2 **a**0 **a**4 **a**3 **a**1 Operation : (data address)←(A)

Number of bytes : 2
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are copied to the specified data


address.

Example MOV P3, A


Instruction code : 1 1 1 1 1 0 1 0 1 Byte 1

7 0

1 0 1 1 0 0 0 0 Byte 2



68. MOV data address, Rr (Move register to memory)




Operation : (data address) \leftarrow (Rr) r=0 thru 7

Number of bytes : 2
Number of cycles : 2


Flags : C AC F0 RS1 RS0 OV F1 P (PSW)


Description : The register r contents are copied to the specified data address.


Example MOV 6BH, R2




69. MOV data address 1, data address 2 (Move memory to memory)







70. MOVC A, @A + DPTR (Move code memory offset from data pointer to accumulator)




Description : The data pointer contents are added to the accumulator contents, and after temporary storage of the sum in the program

counter, the ROM data contents specified by the program counter are stored in the accumulator. The program counter contents are then restored to former contents, and the flag is

updated.

Example MOVC A, @A+DPTR

7 0 Instruction code : 1 0 0 1 0 0 1 1 Byte 1




71. MOVC A, @A + PC (Move code memory offset from program counter to accumulator)

| | 7 | | | | | | | 0 | |
|------------------|-----------------|------------------|-------|-------|--------|--------|--------|-------|-----------------------|
| Instruction code | : 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Byte 1 |
| Operations | : (PC)∢ (A)← | ⊢(PC) ((A)+(I | | | | | | | |
| Number of bytes | : 1 | | | | | | | | |
| Number of cycles | : 2 | | | | | | | | |
| Flags | : C | AC | F0 | RS1 | RS0 | OV | F1 | Р | |
| (PSW) | | | | | | | | • | |
| Description | adde | d to th | e acc | umula | tor co | ntents | s, and | after | crement a temporar |


The program counter contents following an increment are added to the accumulator contents, and after temporary storage of the sum in the program counter, the ROM data contents specified by the program counter are stored in the accumulator. The program counter contents are then restored to former

contents, and the flag is also updated.

Example MOVC A, @A+PC



72. MOVX @DPTR, A (Move accumulator to external memory addressed by data pointer)



Operation : $((DPTR))\leftarrow(A)$

Number of bytes : 1
Number of cycles : 2


Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : The accumulator contents are stored in external data memory

(RAM) addressed by the data pointer contents.

Example MOVX @DPTR, A

7 0 Instruction code : 1 1 1 1 1 0 0 0 0 Byte



73. MOVX @Rr, A

(Move accumulator to external memory addressed by register)

7 0 Instruction code : 1 1 1 1 0 0 1 r Byte 1

Operation : $((Rr))\leftarrow (A)$ r=0 or 1

Number of bytes : 1
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are stored in external data memory

addressed by the register r contents.

Example MOVX @R0, A

Instruction code : 1 1 1 1 1 0 0 1 0 Byte 1

| R | Be leg | . • . | | | cut | ion | | | After execution Register 0 | | | | | on | | |
|-------------|-----------|-------|---|---|-----|-----|-------------|---|----------------------------|----|---|---|---|----|---|---|
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 7 | | | | | | | 0 | - | 7 | | | | | | | 0 |
| _0 | Α0 | H | | | | | | _ | 0 | Α0 | Н | | | | | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 7 | | | | | | | 0 | - | 7 | | | | | | | 0 |
| Accumulator | | | | | | _ | Accumulator | | | | | | | | | |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 7 | | | | | | | 0 | _ | 7 | | | | | | | 0 |

74. MOVX A, @DPTR

(Move external memory addressed by data pointer to accumulator)

7 0 Instruction code : 1 1 1 0 0 0 0 Byte 1

Operation : $(A) \leftarrow ((DPTR))$

Number of bytes : 1
Number of cycles : 2


Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : External data memory (RAM) contents addressed by the data


pointer are stored in the accumulator, and the flag is updated.

Example MOVX A, @DPTR

7 0 Instruction code : 1 1 1 0 0 0 0 0 Byte



75. MOVX A, @Rr (Move external memory addressed by register to accumulator)



Flags : C AC F0 RS1 RS0 OV F1 P (PSW)


Description : External data memory (RAM) contents addressed by the

register r contents are stored in the accumulator, and the flag is


updated.

Example MOVX A, @R1

Instruction code : 1 1 1 0 0 0 1 1 Byte



76. MUL AB (Multiply accumulator by B)



Operations : $(A)_{0\sim7}\leftarrow(A)\times(B)$

(B)8~15

Number of bytes : 1
Number of cycles : 4


Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) • • • •

Description : The accumulator contents are multiplied by the arithmetic

operation register (B) contents. The operand is always handled as an integer without sign. The lower order byte of the result is placed in the accumulator, and the higher order byte is placed in the arithmetic operation register (B). The carry flag is always cleared. The overflow flag is set to 1 if the product is greater

than 00FFH, and to 0 in all other cases.

Example MUL AB(6AH \times 15H=8B2H)



77. NOP (No operation)

7 0 Instruction code : 0 0 0 0 0 0 0 Byte 1

Operation : $(PC)\leftarrow(PC)+1$


Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The program counter is incremented by 1 without any other

change in the CPU. Control is shifted to the next instruction.

78. ORL A, #data (Logical OR immediate data to accumulator)



Operation : $(A)\leftarrow(A)$ OR #data

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The logical OR between an 8-bit immediate data value and the

accumulator contents is determined. The result is placed in the

accumulator and the flag is updated.

Example ORL A, #5FH

7 0 0 1 0 1 1 1 1 1 Byte 2



79. ORL A, @Rr (Logical OR indirect address to accumulator)

7 0 Instruction code : 0 1 0 0 0 1 1 r Byte 1

Operation : (A) \leftarrow (A) OR ((Rr)) r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The logical OR between the accumulator contents and the data

memory location contents addressed by the register r contents is determined. The result is placed in the accumulator and the

flag is updated.

Example ORL A, @R0

Instruction code : 0 1 0 0 0 1 1 0 Byte

80. ORL A, Rr (Logical OR register to accumulator)

7 0 Instruction code : 0 1 0 0 1 r2 r1 r0 Byte 1

Operation : (A) \leftarrow (A) OR (Rr) r=0 thru 7

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •


Description : The logical OR between the accumulator contents and the

register r contents is determined. The result is placed in the

accumulator and the flag is updated.

Example ORL A, R5

Instruction code : 0 1 0 0 1 1 0 1 Byte



81. ORL A, data address (Logical OR memory to accumulator)

0 0 1 Instruction code 0 0 1 0 Byte 1 7 0 Data address Byte 2 **a**7 **a**6 **a**5 **a**2 **a**0 **a**4 **a**3 **a**1

Operation : $(A)\leftarrow(A)$ OR (data address)

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The logical OR between the accumulator contents and the


specified data address contents is determined. The result is

placed in the accumulator and the flag is updated.


Example ORL A, 33H

Instruction code : 0 1 0 0 0 1 0 1 Byte 7 0

| | | | | | | | • | |
|---|----|-----|-----|----|------|-----|---|--------|
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | Byte 2 |
| | Be | for | e e | ХÐ | cuti | ion | | |




82. ORL C, bit address (Logical OR bit to carry flag)




Accumulator

Accumulator


83. ORL C,/bit address (Logical OR complement of bit to carry flag)



84. ORL data address, #data (Logical OR immediate data to memory)




0 1 0 1,0 1 0 1



Byte 2

85. ORL data address, A (Logical OR accumulator to memory)



Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : The logical OR between the accumulator and the specified data address contents is determined. The result is placed in the

specified data address.

Example ORL 50H, A


Instruction code : 0 1 0 0 0 1 0 Byte 1

7 0

0 1 0 1 0 0 0 0 Byte 2

| Before execution Accumulator | After execution Accumulator |
|---------------------------------|--------------------------------|
| 1 0 0 0 1 1 1 1 | 1 0 0 0 1 1 1 1 |
| 7 0 | 7 0 |
| 50H | 50H |
| 0 0 1 0 0 1 0 1 | 1 0 1 0 1 1 1 1 |
| 7 0 | 7 0 |

86. POP data address (Pop stack to memory)



(SP)←(SP)−1

Number of bytes : 2 Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : Stack contents addressed by the stack pointer are popped in

the specified data address, and the stack pointer is

decremented by 1.


Example POP PSW:No change to parity bit.

| The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The struction code | The str

| Before execution Accumulator | | After execution Accumulator | | | | | on | | |
|---------------------------------|------------------------|-----------------------------|----|---|---|---|----|---|---|
| 1 0 1 0 1 1 0 0 | o | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 7 (|) | 7 | | | | | | | 0 |
| PSW (0D0H) | | PSW (0D0H) | | | | | | | |
| 1 0 1 0 1 1 0 0 | o | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 7 (| <u> </u> | 7 | | | | | | | 0 |
| Stack pointer | Stack pointer Stack po | | | | | | r | | |
| 0 0 0 1 0 0 0 0 |) | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 7 | 5 | 7 | | | | | | | 0 |
| 10H | | 10 | ЭН | | | | | | |
| 1 1 1 1 0 0 1 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 7 |) | 7 | | | | | | | 0 |

87. PUSH data address (Push memory onto stack)

| | ` | • | | | | | | |
|------------------|--|---|--|--|--|--|--|--|
| | 7 | 0 | | | | | | |
| Instruction code | : 1 1 0 0 | 0 0 0 0 Byte 1 | | | | | | |
| | 7 | 0 | | | | | | |
| Data address | a7 a6 a5 a4 | as a2 a1 a0 Byte 2 | | | | | | |
| Operations | : (SP)←(SP)+1 ((SP))←(data address) | | | | | | | |
| Number of bytes | : 2 | | | | | | | |
| Number of cycles | : 2 | | | | | | | |
| Flags | : C AC F0 RS1 | RS0 OV F1 P | | | | | | |
| (PSW) | | | | | | | | |
| Description | | remented by 1, and the specified data ushed in the stack addressed by the | | | | | | |
| Example PUSH P1 | • | | | | | | | |
| | 7 0 | | | | | | | |
| Instruction code | : 1 1 0 0 0 0 0 0 | Byte 1 | | | | | | |
| | 7 0 | | | | | | | |
| | 1 0 0 1 0 0 0 0 | Byte 2 | | | | | | |
| | Before execution Port 1(90H) | After execution Port 1(90H) | | | | | | |
| | 1 1 0 1 0 1 0 1 | 1 1 0 1 0 1 0 1 | | | | | | |



88. RET (Return from subroutine, non interrupt)

| | | -/ | | | | | | | 0 | |
|------------------|-------------------|----|---|---|---|---|---|---|---|--------|
| Instruction code | :[| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | Byte 1 |
| Operations | : (PC8~15)←((SP)) | | | | | | | | | |

 $(SP)\leftarrow(SP)-1$ $(PC0\sim7)\leftarrow((SP))$ $(SP)\leftarrow(SP)-1$

Number of bytes : 1
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The stack contents addressed by the stack pointer are popped in the upper order 8 thru 15 of the program counter, and the

stack pointer is decremented by 1. Then the stack contents addressed by the updated stack pointer are popped in the lower order 0 thru 7 of the program counter, again decrementing the stack pointer by 1. The program counter is updated with the stack contents, and control is shifted to the address after

updating.

89. RETI (Return from interrupt routine)

7 0 Instruction code : 0 0 1 1 0 0 1 0 Byte 1

Operations : $(PC8-15)\leftarrow((SP))$

 $(SP)\leftarrow(SP)-1$ $(PC0\sim7)\leftarrow((SP))$ $(SP)\leftarrow(SP)-1$

*INTERRUPT ENABLE

Number of bytes : 1
Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description


: This return instruction functions as an interrupt routine terminating instruction. If a priority interrupt is generated while a non

priority interrupt routine is being executed, the CPU commences to process the priority interrupt. And once processing of this interrupt is commenced, no other interrupts can be processed until the RETI instruction is executed.


Stack contents addressed by the stack pointer are popped in the upper order 8 thru 15 of the program counter, and the stack

stack contents addressed by the stack pointer are popped in the upper order 8 thru 15 of the program counter, and the stack pointer is decremented by 1. Then the stack contents addressed by the updated stack pointer are popped in the lower order 0 thru 7 of the program counter, again decrementing the stack pointer by 1. The program counter is updated with the stack contents, and control is shifted to the address after updating. If a new interrupt is generated, the CPU commences to process the interrupt.

90. RL A (Rotate accumulator left)




91. RLC A (Rotate accumulator and carry flag left)



92. RR A (Rotate accumulator right)

7 0
Instruction code : 0 0 0 0 0 1 1 Byte 1
Operation : Accumulator



Number of bytes : 1
Number of cycles : 1


Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)

Description : All accumulator bits are shifted by one bit to the right. The LSB


(bit 0) is shifted to the MSB bit position (bit 7).

Example RR A

Instruction code : 0 0 0 0 0 0 1 1 Byte 1



93. RRC A (Rotate accumulator and carry flag right)



94. SETB C (Set carry flag)

7 0 Instruction code : 1 1 0 1 0 0 1 1 Byte 1

Operation : $(C)\leftarrow 1$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The carry flag is cleared to 1.

Example SETB C

Instruction code : 1 1 0 1 0 0 1 1 Byte 1


Before execution After execution

Carry flag

Carry flag

1

95. SETB bit address (Set bit)



Operation : (bit address)←1


Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The specified bit address content is set to 1.

Example SETB IE.7

Instruction code : 1 1 0 1 0 0 1 0 Byte 1



96. SJMP code address (Short jump)

7 0 Instruction code : 1 0 0 0 0 0 0 Byte 1

7 0

Operations : $(PC)\leftarrow(PC)+2$

 $(PC) {\leftarrow} (PC) {+} relative \ offset$


Number of bytes : 2 Number of cycles : 2

Flags : C AC F0 RS1 RS0 OV F1 P
(PSW)


Description : Relative offset jump data is added/subtracted to/from the program counter contents following an increment. The program

counter contents are updated, and control is then shifted to the updated address. The range in which relative jumps can be executed by this instruction is +127 to -128 in respect to the incremented program counter contents. There is no page field

restrictions.



97. SUBB A, #data (Substract immediate data from accumulator with borrow)



98. SUBB A, @Rr (Substract indirect address from accumulator with borrow)

Instruction code 0 0 0 1 1 Byte 1 Operation : $(A)\leftarrow (A)-((C)+((Rr)))$ r=0 or 1 Number of bytes : 1 Number of cycles : 1 С Ρ F0 RS1 RS0 OV Flags AC F1

(PSW)

Description

: The carry flag content a

: The carry flag content and the data memory location contents addressed by the register r contents are substracted from the accumulator contents. The result is placed in the accumulator, and the flags are undated.


and the flags are updated.

Example SUBB A, @R0


Instruction code : 1 0 0 1 0 1 1 0 Byte

| Before execution Carry flag | After execution Carry flag |
|--------------------------------|----------------------------|
| Auxiliary carry flag 0 | Auxiliary carry flag 0 |
| Overflow flag | Overflow flag |
| Register 0 | Register 0 |
| 0 1 0 0 0 1 1 1 | 0 1 0 0 0 1 1 1 |
| 7 0 | 7 0 |
| 47H | 47H |
| 1 1 0 1 0 0 1 0 | 1 1 0 1 0 0 1 0 |
| 7 0 | 7 0 |
| Accumulator | Accumulator |
| 0 1 0 1 0 1 0 0 | 1 0 0 0 0 0 1 0 |
| 7 0 | 7 0 |

99. SUBB A, Rr (Substract register from accumulator with borrow)



100. SUBB A, data address (Substract memory from accumulator with borrow)



101. SWAP A (Exchange nibble in accumulator)

7 0 Instruction code : 1 1 0 0 0 1 0 0 Byte 1

Operation : $(A4~7) \rightleftharpoons (A0~3)$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The contents of the four higher order bits (4 thru 7) of the

accumulator are exchanged with the contents of the four lower

order bits (0 thru 3)

Example SWAP A

Instruction code : 1 1 0 0 0 1 0 0 Byte

 Before execution Accumulator
 After execution Accumulator

 1 0 1 1 0 1 0 0
 0 1 0 0 1 0 1 1

 7
 0 7
 0 7

102. XCH A, @Rr (Exchange indirect address with accumulator)

7 0 Instruction code : 1 1 0 0 0 1 1 r Byte 1

Operation : $(A) \rightleftharpoons ((Rr))$ r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are exchanged with the data memory

location contents addressed by the register r, and the flag is

updated.

Example XCH A, @R0

Instruction code : 1 1 0 0 0 1 1 0 Byte 1

| Before execution Accumulator | After execution Accumulator |
|------------------------------|--------------------------------|
| 1 0 0 1 1 1 0 0 | 0 1 1 1 0 1 1 0 |
| 7 0 | 7 0 |
| Register 0 | Register 0 |
| 0 1 0 0 1 0 1 1 | 0 1 0 0 1 0 1 1 |
| 7 0 | 7 0 |
| 4BH | 4BH |
| 0 1 1 1 0 1 1 0 | 1 0 0 1 1 1 0 0 |
| 7 0 | 7 0 |

103. XCH A, Rr (Exchange register with accumulator)

7 0 Instruction code : 1 1 0 0 1 r2 r1 r0 Byte 1

Operation : $(A) \rightleftharpoons (Rr) r=0 \text{ thru } 7$

Number of bytes : 1
Number of cycles : 1


Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The accumulator contents are exchanged with the register r

contents, and the flag is updated.

Example XCH A, R5

Instruction code : 1 1 0 0 1 1 0 1 Byte



104. XCH A, data address (Exchange memory with accumulator)

1 0 Byte 1 Instruction code 0 1 0 7 0 Data address а7 Byte 2 **a**6 **a**5 аз **a**2 **a**0 **a**4 **a**1

Operation : (A) ⇌ (data address)

Number of bytes : 2 Number of cycles : 1


Flags : C AC F0 RS1 RS0 OV F1 P
(PSW) •

Description : The accumulator contents are exchanged with the specified


data address contents, and the flag is updated.

Example XCH A, 7AH

Instruction code : 1 1 0 0 0 1 0 1 Byte 7



105. XCHD A, @Rr (Exchange low nibbles of indirect address with accumulator)



Operation : $(A_{0\sim3}) \rightleftharpoons ((R_{0\sim3})) r=0 \text{ or } 1$

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)


Description : The lower order bits (0 thru 3) of the accumulator contents are exchanged with contents of the lower order bits (0 thru 3) of the

data memory location addressed by the register r contents. The

flag is updated.

Example XCHD A, @R0

Instruction code : 1 1 0 1 0 1 1 0 Byte



106. XRL A, #data (Logical exclusive OR immediate data to accumulator)

7 0 0 1 Instruction code 1 0 1 0 0 Byte 1 7 0 #data 17 **l**6 **I**5 lз l1 lo Byte 2 14 12

Operation : (A) \leftarrow (A) XOR #data

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The exclusive OR operation is executed between an immediate data value and the accumulator contents. The result is placed in

the accumulator, and the flag is updated.

Example XRL A, #15H


To the struction code in the struction code in the struction code in the structure in the s

 Before execution Accumulator
 After execution Accumulator

 0 1 0 0 1 0 1 0 1 0
 0 1 0 1 1 1 1 1

 7
 0 7
 0

107. XRL A, @Rr (Logical exclusive OR indirect address to accumulator)



Operation : (A) \leftarrow (A) XOR ((Rr)) r=0 or 1

Number of bytes : 1
Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The exclusive OR operation is executed between the

accumulator contents and the data memory location contents addressed by the register r contents. The result is placed in the

accumulator, and the flag is updated.

Example XRL A, @R1


Instruction code : 0 1 1 0 0 1 1 1 Byte


| Before execution | After execution | | | | | | | | |
|------------------|-----------------|-------------|----|---|---|---|---|---|---|
| Accumulator | | Accumulator | | | | | | | |
| 0 1 0 0 1 0 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 7 | 0 | 7 | | | | | | | 0 |
| Register 1 | Register 1 | | | | | | | | |
| 0 0 1 1 0 1 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 7 | 0 | 7 | | | | | | | 0 |
| 36H | | 3 | 6H | | | | | | |
| 1 0 0 1 0 0 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 7 | 0 | 7 | | | | | | | 0 |

108. XRL A, Rr (Logical exclusive OR register to accumulator)

7 Instruction code 0 1 1 0 1 r2 r1 Byte 1 : (A) \leftarrow (A) XOR (Rr) r=0 thru 7 Operation Number of bytes : 1 Number of cycles : 1 Ρ С F0 RS1 RS0 OV F1 Flags AC (PSW) : The exclusive OR between the accumulator contents and the Description register r contents is determined. The result is stored in the accumulator and the flag is updated. Example XRL A, R3 : 0 1 1 0,1 0 1 Instruction code Before execution After execution Accumulator Accumulator 1 0 1 0,0 0 1 Register 3 Register 3 $0 \ 0 \ 1 \ 0_{1} \ 0 \ 1 \ 0 \ 1$ 0 0 1 0 0 1 0

109. XRL A, data address (Logical exclusive OR memory to accumulator)






110. XRL data address, #data (Logical exclusive OR immediate data to memory)

| | 7 | | | 0 | | | | | | |
|---|---|------------------------|-----------------------------|-------|--------|--|--|--|--|--|
| Instruction code | : 0 1 | 1 0 | 0 0 | 1 1 | Byte 1 | | | | | |
| | 7 | | | 0 | - | | | | | |
| Data address | a 7 a 6 | a 5 a 4 | a 3 a 2 | a1 a0 | Byte 2 | | | | | |
| | _ 7 | | | 0 | - | | | | | |
| #data | l7 l6 | l 5 l 4 | l3 l2 | l1 l0 | Byte 3 | | | | | |
| Operation | : (data address)←(data address) XOR #data | | | | | | | | | |
| Number of bytes | : 3 | | | | | | | | | |
| Number of cycles | : 2 | | | | | | | | | |
| Flags | : C AC | F0 RS1 | RS0 OV | F1 P | _ | | | | | |
| (PSW) | | | | | | | | | | |
| Description : The exclusive OR between an immediate data value and the specified data address contents is determined. The result is | | | | | | | | | | |
| placed in the specified data address. Example XRL ACC, #5AH | | | | | | | | | | |
| | 7 | 0 | ٦ | | | | | | | |
| Instruction code | : 0 1 1 0 | 0 0 1 1 | Byte 1 | | | | | | | |
| | 7 | 0 | 1 | | | | | | | |
| | 1 1 1 (| 0 0 0 0 | Byte 2 | | | | | | | |
| | 7 | 0 | 7 | | | | | | | |
| | 0 1 0 | 1 ₁ 1 0 1 0 | Byte 3 | | | | | | | |
| | Before Accumu | execution lator | After execution Accumulator | | | | | | | |
| | 1 1 1 | 1 1 0 1 0 | 1 0 1 | 0,00 | 0 0 | | | | | |
| | 7 | 0 | 7 | | 0 | | | | | |

111. XRL data address, A (Logical exclusive OR accumulator to memory)



Operation : (data address) ← (data address) XOR (A)

Number of bytes : 2 Number of cycles : 1

Flags : C AC F0 RS1 RS0 OV F1 P (PSW)

Description : The exclusive OR between the accumulator and the specified

data address contents is determined. The result is placed in the

specified data address.

Example XRL 20H, A

Instruction code : 0 1 1 0 0 1 0 Byte 1

7 0

0 0 1 0 0 0 0 Byte 2

| | Before execution Accumulator | | | | | | | | After execution Accumulator | | | | | | | | |
|-----|---------------------------------|---|---|---|---|---|---|--|--------------------------------|----|---|---|---|---|---|---|--|
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | |
| 7 | | | | | | | 0 | | 7 | | | | | | | 0 | |
| 20H | | | | | | | | | 2 | 0Н | | | | | | | |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | |
| 7 | | | | | | | 0 | | 7 | | | | | | | 0 | |