

40-Channel, 14-Bit, Parallel and Serial Input, Voltage-Output DAC

Preliminary Technical Data

AD5379

FEATURES

40-Channel DAC in 13 x 13 mm² 108-lead CSPBGA
System Calibration Function allowing User
Programmable Offset and Gain
Buffered Voltage Outputs
Output Voltage Span of 3.5V_{REF}(+)
Maximum Output Voltage Span of 17.5V
Clear Function to User-defined REFGND (CLR Pin)
Simultaneous Update of DAC Outputs (LDAC Pin)
DAC Increment/Decrement Mode
Parallel Interface
DSP-/Microcontroller-compatible 3-wire Serial Interface
SDO Daisy-Chaining Option
Power-On-Reset
Digital Reset (RESET pin and Soft-Reset function)

APPLICATIONS Automatic Test Equipment Optical Networks Industrial Control Systems

GENERAL DESCRIPTION

The AD5379 contains forty 14-bit DACs in one package. It has a maximum output voltage span of 17.5V which corresponds to an output range of -8.75 V to +8.75 V derived from reference voltages of -3.5 V and +5 V.

The AD5379 has a parallel interface in which 14 data-bits are loaded into one of the input registers under the control of the *WR*, *CS* and DAC channel address pins, A0–A7. It also has a 3-wire serial interface which is compatible with SPITM, QSPITM, MICROWIRETM and DSP interface standards.

The DAC outputs are updated on reception of new data into the DAC registers. All the outputs can be updated simultaneously by taking the *LDAC* input low. Each channel has a programmable gain and offset adjust register.

Each DAC output is gained and buffered on-chip with respect to an external REFGND input. The DAC outputs can also be switched to REFGND via the *CLR* pin.

FUNCTIONAL BLOCK DIAGRAM VCC VDD VSS AGND DGND VBIAS V_{REF}1(+) V_{REF}1(-) REFGND A1 **POWER-ON VBIAS** CLR RESET RESE1 INPUT DCEN/WR DAC RFG VOUT 0 DAC 0. REG SYNC/CS REG0 VOUT 1 m REG0..1 REG1 F Т DB13 SCLK/DB12 П F Ε DIN/DB11 R 0 INPUT 14 DAC F DBO REG DAC 2 REG VOUT 2 VOUT 3 C A7 m REG2 S Ε Α **VOUT 4** С **VOUT 5** A₀ Н SER/PAR **VOUT 6** INPUT DAC 14 Ε DIN REG Ν DAC 7 VOUT 7 REG SCLK Ε SDO m REG7 **FIFOEN REFGND B1** VOUT 8 DAC **REFGND B2** REG **DAC 8..9** REG VOUT 9 **REFGND C1 REFGND C2** m REG8..9 VOUT 10 **REFGND D1 REFGND D2** VOUT 39 V_{REF}2(+) V_{REF}2(-) REFGND A2

*Protected by U.S. Patent Nos. 5,969,657; other patents pending. **SPI** and **QSPI** are Trademarks of Motorola, Inc.

MICROWIRE is a Trademark of National Semiconductor Corporation.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or

REV. PrQ 08/02

 $\textbf{AD5379-SPECIFICATIONS}^{\text{(V}_{CC}} = 2.7 \text{ V to } 5.5 \text{ V; V}_{DD} = 12 \text{ V } \pm 5\%; \text{ V}_{SS} = -12 \text{ V } \pm 5\%; \text{ V}_{REF}(+) = 5 \text{ V; V}_{REF}(-) = -3.5 \text{ V$

Gain = 1; Offset = 0 V; All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	A Version ¹	Units	Test Conditions/Comments
ACCURACY Resolution Relative Accuracy Differential Nonlinearity Zero-Scale Error Full-Scale Error	14 ±4 -1/+2 ±10 ±10	Bits LSB max LSB max mV max mV max	Guaranteed Monotonic Over Temperature.
Gain Error Gain Temperature Coefficient ² DC Crosstalk ²	TBD 20 0.5	mV max ppm FSR/°C typ mV max	Typically ±5 mV Typically TBD mV
REFERENCE INPUTS ² $V_{REF}(+) \ DC \ Input \ Impedance$ $V_{REF}(-) \ DC \ Input \ Impedance$ $V_{REF}(+) \ Input \ Current$ $V_{REF}(+) \ Range$ $V_{REF}(-) \ Range$	1 8 ±10 1.5/5 -3.5/0	MΩ min kΩ min μA max V min/max V min/max	Typically 100 M Ω Typically 12 k Ω Per Input. Typically ± 30 nA
REFGND INPUTS ² DC Input Impedance Input Range	80 ±0.5	kΩ min V min/max	Typically 120 kΩ
OUTPUT CHARACTERISTICS ² Output Voltage Range Short Circuit Current Load Current Capacitive Load DC Output Impedance	$\begin{array}{c} V_{SS} + 2.5 \\ V_{DD} 2.5 \\ 15 \\ \pm 1.5 \\ 200 \\ TBD \end{array}$	V min V max mA max mA max pF max Ω max	$I_{LOAD} = \pm 1.5 \text{ mA}$ $I_{LOAD} = \pm 1.5 \text{ mA}$
DIGITAL INPUTS ² Input High Voltage Input Low Voltage Input Current Input Capacitance	2.0 0.8 ±30 10	V min V max µA max pF max	$V_{\rm CC}$ = 2.7 V to 5.5 V $\label{eq:VCC}$ Total for All Pins. Input Current per pin < 5 μA max.
DIGITAL OUTPUTS (BUSY, SDO) ² Output Low Voltage Output High Voltage (SDO) Output High Voltage (BUSY) High Impedance Leakage Current High Impedance Output Capacitance	$\begin{array}{c} 0.5 \\ V_{CC} \text{ - } 0.5 \\ V_{CC} + 0.3 \\ \pm 10 \\ 10 \end{array}$	V max V min V max µA max pF typ	Sinking 200 μA Sourcing 200 μA Open-drain output. <i>BUSY</i> has an internal clamp diode to Vcc SDO Only
POWER REQUIREMENTS V _{CC} V _{DD} V _{SS} Power Supply Sensitivity ²	2.7/5.5 8.5/16.5 -3/-16.5	V min/max V min/max V min/max	
$\begin{array}{l} \Delta Full \; Scale/\Delta V_{DD} \\ \Delta Full \; Scale/\Delta V_{SS} \\ I_{CC} \\ I_{DD} \\ I_{SS} \\ Power \; Dissipation (outputs \; unloaded)^{3} \\ Power \; Dissipation (outputs \; loaded)^{3,4,5} \end{array}$		dB typ dB typ mA max mA max mA max W max W max	$\begin{split} &V_{CC} = 5.5 V. \ V_{IH} = V_{CC}, \ V_{IL} = GND. \\ &V_{DD} = 12.6 V. \ Outputs \ Unloaded. \ Typically 14.5 \ mA \\ &V_{SS} = -12.6 V. \ Outputs \ Unloaded. \ Typically 10.5 \ mA \\ &P = (V_{DD} \ x \ I_{DD}) + (V_{SS} \ x \ I_{SS}) + (V_{CC} \ x \ I_{CC}) \\ &P_{TOTAL} = \ P + \Sigma[(V_{DD} - V_O) \ \times I_{SOURCE}] + \Sigma[(V_O - V_{SS}) \ \times I_{SINK}] \end{split}$

NOTES

 $^{^{1}}Temperature \ range \ for \ A \ Version: -40 ^{\circ}C \ to \ +85 ^{\circ}C$

²Guaranteed by characterization. Not production tested.

 $^{^{3}}V_{DD} = 12.6 \text{ V}, V_{SS} = -12.6 \text{ V}, V_{CC} = 5.5 \text{ V}.$

⁴This includes the power dissipation due to the additional current in the 40 output buffers when driving external loads. It does not include the power dissipated in the external loads.

⁵Ensure you do not exceed T_{J (max)}

Specifications subject to change without notice.

Parameter	A	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Output Voltage Settling Time	TBD	μs typ	Full-Scale Change to $\pm 1/2$ LSB.
	TBD	μs max	DAC Latch Contents Alternately Loaded with All 0s and All 1s
Slew Rate	1	V/μs typ	, and the second
Digital-to-Analog Glitch Energy	50	nV-s typ	
Glitch Impulse Peak Amplitude	15	mV max	
Channel-to-Channel Isolation	100	dB typ	See Terminology
DAC-to-DAC Crosstalk	40	nV-s typ	See Terminology
Digital Crosstalk	2	nV-s typ	
Digital Feedthrough	1	nV-s typ	Effect of Input Bus Activity on DAC Output Under Test
Output Noise Spectral Density @ 1 kHz	200	$nV/(Hz)^{1/2}$ typ	All 1s Loaded to DAC. $V_{REF}(+) = V_{REF}(-) = 0 \text{ V}$

¹Guaranteed by design and characterization, not production tested. Specifications subject to change without notice.


TIMING CHARACTERISTICS


($V_{CC}=2.7$ V to 5.5 V; $V_{DD}=12$ V \pm 5%; $V_{SS}=-12$ V \pm 5 %; $V_{REF}(+)=5$ V; $V_{REF}(-)=-3.5$ V; AGND = DGND = REFGND = 0 V; $V_{BIAS}=5$ V; All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter ^{1,2,3}	Limit at T _{MIN} , T _{MAX}	Units	Description
$\overline{t_1}$	33	ns min	SCLK Cycle Time
t_2	13	ns min	SCLK High Time
t_3	13	ns min	SCLK Low Time
t_4	13	ns min	SYNC Falling Edge to SCLK Falling Edge Setup Time
t_5^4	13	ns min	24th SCLK Falling Edge to SYNC Falling Edge
t ₅ ⁴ t ₆ ⁴	33	ns min	Minimum SYNC Low Time
t ₇	10	ns min	Minimum <i>SYNC</i> High Time
t_8	5	ns min	Data Setup Time
to	4.5	ns min	Data Hold Time
$t_{10}^{4,5}$	30	ns max	24th SCLK Falling Edge to BUSY Falling Edge
	900	ns typ	BUSY Pulse Width Low (Single Channel Update)
$t_{11} \\ t_{12}^{\ \ 4}$	20	ns min	24th SCLK Falling Edge to LDAC Falling Edge
t ₁₃	20	ns min	LDAC Pulse Width Low
t ₁₄	100	ns max	BUSY Rising Edge to DAC Output Response Time
t ₁₅	0	ns min	BUSY Rising Edge to LDAC Falling Edge
t ₁₆	100	ns min	LDAC Falling Edge to DAC Output Response Time
t ₁₇	30	μs typ	DAC Output Settling Time
t ₁₈	20	ns min	CLR Pulse Width Low
tio	300	ns max	CLR Pulse Activation Time
$t_{20}^{6,7}$	20	ns max	SCLK Rising Edge to SDO Valid
t_{21}^{7}	5	ns min	SCLK Falling Edge to SYNC Rising Edge
t_{22}^{7}	8	ns min	SYNC Rising Edge to SCLK Rising Edge
t ₁₉ 6.7 t ₂₀ 7 t ₂₁ 7 t ₂₂ 7	20	ns min	SYNC Rising Edge to LDAC Falling Edge

NOTES

Specifications subject to change without notice.





¹Guaranteed by design and characterization, not production tested.

²All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of V_{CC}) and timed from a voltage level of 1.2 V.

³See Figures 3 and 4

⁴Stand-Alone Mode only.

⁵This is measured with the load circuit of Figure 1a.

⁶This is measured with the load circuit of Figure 1b.

⁷Daisy-Chain Mode only.


AD5379

TIMING CHARACTERISTICS $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}; V_{DD} = 12 \text{ V} \pm 5 \text{ %}; V_{SS} = -12 \text{ V} \pm 5 \text{ %}; AGND = DGND = DUTGND = 0 V}; V_{REF}(+) = 5 \text{ V}; V_{REF}(-) = -3.5 \text{ V}; All specifications T_{MIN} to T_{MAX} unless otherwise noted.})$

Parameter ^{1,2,3}	Limit at T _{MIN,} T _{MAX}	Units	Description
t_0	4.5	ns min	REG0, REG1, Address to WR Rising Edge Setup Time
t_1	4.5	ns min	REG0, REG1, Address to WR Rising Edge Hold Time
-2	20	ns min	CS Pulse Width Low
3	20	ns min	WR Pulse Width Low
4	0	ns min	CS to WR Falling Edge Setup Time
5	0	ns min	WR to CS Rising Edge Hold Time
6	4.5	ns min	Data to WR Rising Edge Setup Time
7	4.5	ns min	Data to WR Rising Edge Hold Time
8	20	ns min	WR Pulse Width High
4	430	ns min	Minimum WR Cycle Time (Single Channel Write)
4	30	ns max	WR Rising Edge to BUSY Falling Edge
1,5	400	ns max	BUSY Pulse Width Low (Single Channel Update)
4 2	30	ns min	WR Rising Edge to LDAC Falling Edge
3	20	ns min	LDAC Pulse Width Low
4	100	ns max	BUSY Rising Edge to DAC Output Response Time
15	20	ns min	LDAC Rising Edge to WR Rising Edge
6	0	ns min	BUSY Rising Edge to LDAC Falling Edge
7	100	ns min	LDAC Falling Edge to DAC Output Response Time
8	30	μs typ	DAC Output Settling Time
19	20	ns min	CLR Pulse Width Low
20	300	ns max	CLR Pulse Activation Time

NOTES

Specifications subject to change without notice.



¹Guaranteed by design and characterization, not production tested.

 $^{^2}$ All input signals are specified with t_r = t_f = 5 ns (10% to 90% of $V_{\rm CC}$) and timed from a voltage level of 1.2 V.

³See Timing Diagram in Figure 2.

⁴See Table III.

⁵This is measured with the load circuit of Figure 1a.




Figure 3. Serial Interface Timing Diagram (Stand-Alone mode)




Figure A. Serial Interface Timing Diagram (Daisy-Chain mode)

AD5379

ABSOLUTE MAXIMUM RATINGS^{1,2}

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$	
V _{DD} to AGND	0.3 V to +17 V
V _{SS} to AGND	+0.3 V to -17 V
V _{CC} to DGND	0.3 V to +7 V
Digital Inputs to DGND	0.3 V to V _{CC} + 0.3 V
Digital Outputs to DGND	0.3 V to V _{CC} + 0.3 V
$V_{REF}1(+)$, $V_{REF}2(+)$ to AGND	0.3 V to +7 V
$V_{REF}1(+)$, $V_{REF}2(+)$ to AGND	0.3 V to +7 V
$V_{REF}1(+)$ to $V_{REF}1(-)$	0.3 V to +7 V
V_{REF} 2(+) to V_{REF} 2(-)	0.3 V to +7 V
V _{BIAS} to AGND	0.3 V to +5.5 V
VOUT0-39 to AGND	V_{SS} - 0.3 V to V_{DD} + 0.3 V
REFGND to AGND	V_{SS} - 0.3 V to V_{DD} + 0.3 V
AGND to DGND	0.3 V to +0.3 V

Operating Temperature Range (T _A)	
Commercial (A Version)	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Junction Temperature (T _J max)	+150°C
108-lead CSPBGA Package,	
θ_{JA} Thermal Impedance	47°C/W
θ_{JA} Thermal Impedance	7°C/W
Max Power Dissipation ³	(150°C - T_A)/ θ_{JA} mW
Reflow Soldering	
Peak Temperature	230°C
Time at Peak Temperature	

NOTES:

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Linearity Error (LSBs)	Package Description	Package Option
AD5379ABC	-40°C to +85°C	±4	108-lead CSPBGA	BC-108


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5379 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



²Transient currents of up to 100mA will not cause SCR latch-up 3This limit includes additional power due to external loads

AD5379



108-Lead CSPBGA Ball Configuration

CSPBGA Number	Ball Name	CSPBGA Number	Ball Name	CSPBGA Number	Ball Name
A1	REG0	D1	DB7	K1	A4
A2	VCC3	D2	DB8	K2	A5
A3	DB10	D3	DGND1	K3	A3
A4	AGND4	D10	V _{REF} 1(-)	K4	DGND2
A5	VBIAS	D11	VOUT35	K5	REFGNDA2
A6	VOUT5	D12	VOUT36	K6	$V_{REF}2(-)$
A7	AGND3	E1	DB5	K7	VOUT12
A8	REFGNDA1	E2	DB6	K8	VOUT13
A9	VDD5	E3	VCC1	K9	VOUT16
A10	VSS5	E10	REFGNDB2	K10	VOUT18
A11	VSS4	E11	VOUT37	K11	VOUT22
A12	VDD4	E12	VOUT38	K12	VOUT23
B1	REG1	F1	DB4	L1	A7
B2	DGND4	F2	$\mathrm{DB3^2}$	L2	A6
B3	DB9	F3	$\mathrm{DB2^2}$	L3	N/C ^{1, 3}
B4	CLR	F10	VDD3	L4	$RESET^4$
B5	VOUT7	F11	REFGNDD2	L5	VOUT17
B6	VOUT6	F12	VOUT39	L6	AGND2
B7	VOUT0	G1	$\mathrm{DB1}^2$	L7	VOUT14
B8	VOUT1	G2	$\mathrm{DB0^2}$	L8	VOUT10
B9	VOUT2	G3	BUSY	L9	VDD1
B10	VOUT31	G10	VSS3	L10	$V_{REF}2(+)$
B11	REFGNDD1	G11	VOUT29	L11	VOUT20
B12	VOUT30	G12	REFGNDC2	L12	VOUT21
C1	DB13	H1	<i>WR</i> /DCEN ²	M1	DGND3
C2	DB12/SCLK	H2	SDO	M2	VCC2
C3	DB11/DIN	H3	CS/SYNC	M3	FIFOEN ²
C4	SER/ <i>PAR</i>	H10	VOUT28	M4	AGND1
C5	<i>LDAC</i>	H11	VOUT26	M5	VOUT15
C6	VOUT8	H12	VOUT27	M6	VOUT11
C7	VOUT3	J1	A0	M7	REFGNDB1
C8	VOUT4	J2	A1	M8	$V_{REF}1(+)$
C9	VOUT9	J3	A2	M9	VSS1
C10	VOUT34	J10	VOUT19	M10	VSS2
C11	VOUT32	J11	VOUT24	M11	VDD2
C12	VOUT33	J12	VOUT25	M12	REFGNDC1

¹N/C should be left unconnected

 $^{^2}$ Internal 1M Ω pull-down device on these logic inputs. Therefore they can be left floating and will default to a logic low condition.

Internal active null-im device on these logic inputs. Therefore they can be left floating and will default to a logic high condition

AD5379

PIN FUNCTION DESCRIPTION			
Pin	Function		
V _{CC} (1-3)	Logic Power Supply; 2.7 V to 5.5 V.		
V _{SS} (1-5)	Negative Analog Power Supply; -12 V ± 5%.		
$V_{\rm DD}(1-5)$	Positive Analog Power Supply; +12 V ± 5%.		
AGND(1-4)	Ground for all analog circuitry.		
DGND(1-4)	Ground for all digital circuitry.		
$V_{REF}1(+), V_{REF}1(-)$	Reference Inputs for DACs 0 to 7, 10 to 17, 20 to 27 and 30 to 37. These voltages are referred to AGND.		
$V_{REF}2(+)$, $V_{REF}2(-)$	Reference Inputs for DACs 8, 9, 18, 19, 28, 29, 38 and 39. These reference voltages are referred to AGND.		
V_{BIAS}	DAC Bias Voltage Input/Output. If $V_{REF}(+) > 4.25 \text{ V}$, V_{BIAS} must be pulled high externally to an equal or higher potential (e.g. 5 V). If $V_{REF}(+) < 4.25 \text{ V}$, the on-chip bias generator can be used. In this case the V_{BIAS} pin should be decoupled with a 10 nF capacitor to AGND.		
VOUT0VOUT39			
SER/PAR	Interface Select Input. This pin allows the user to select whether the serial or parallel interface will be used. If it is tied high the serial interface will be used.		
SYNC ¹ SCLK ¹	Active Low Input. This is the Frame Synchronisation signal for the serial interface. Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK. This operates at clock speeds up to 30 MHz.		
DIN ¹ SDO ¹	Serial Data Input. Data must be valid on the falling edge of SCLK. Serial Data Output. CMOS output. SDO can be used for daisy-chaining a number of devices together. Data is clocked out on SDO on the rising edge of SCLK and is valid on the falling edge of SCLK.		
DCEN ¹	Daisy-Chain Select Input (level sensitive, active high). When high this signal is used in conjunction with SER/PAR high to enable serial interface daisy-chain mode.		
CS	Parallel Interface Chip Select Input (level sensitive, active low). If it is low the device is selected.		
WR	Parallel Interface Write Input (edge sensitive). The rising edge of <i>WR</i> is used in conjunction with <i>CS</i> low and the address bus inputs to write to the selected AD5379 registers.		
DB13DB0	Parallel Data Inputs. The AD5379 can accept a straight 14-bit parallel word on DB0 to DB13 where DB13 is the MSB and DB0 is the LSB.		
A0A7	Parallel Address Inputs. A7 to A4 are decoded to select one group or multiple groups of registers for a data transfer. A3 to A0 are decoded to select one of ten input registers, gain registers (m) or offset registers (c). See Page 13 for details of the address decoding.		
REG0	Parallel Interface Register Select Input. This pin is used together with REG1 to select data registers, gain		
PEG4	registers, offset registers, Increment/Decrement mode or Soft-Reset. See Table II.		
REG1	Parallel Interface Register Select Input. This pin is used together with REG0 to select data registers, gain registers, offset registers, Increment/Decrement mode or Soft-Reset. See Table II.		
CLR	Asynchronous Clear Input (level sensitive, active low). When <i>CLR</i> is low, the input to each of the DAC output buffer stages, VOUT0 to VOUT39, is switched to the externally set potential on the relevant REFGND pin. While <i>CLR</i> is low all <i>LDAC</i> pulses are ignored. When <i>CLR</i> is taken high again, the DAC outputs remain cleared until <i>LDAC</i> is taken low. The contents of input registers and DAC registers 0 to 39 are not affected by taking <i>CLR</i> low.		
BUSY	Digital Input/Open-Drain Output. <i>BUSY</i> goes low during internal calculations of x2. During this time the user can continue writing new data to further x1, c and m registers (these are stored in a FIFO) but no further updates to the DAC registers and DAC outputs can take place. If <i>LDAC</i> is taken low while <i>BUSY</i> is low this event is stored. Since <i>BUSY</i> is bidirectional, it can be pulled low externally in order to delay <i>LDAC</i> action. <i>BUSY</i> also goes low during power-on-reset or when the <i>RESET</i> pin is low. During this time the parallel interface is disabled and any events on <i>LDAC</i> are ignored.		
LDAC	Load DAC Logic Input (active low). If <i>LDAC</i> is taken low while <i>BUSY</i> is inactive (high) the contents of the input registers are transferred to the DAC registers and the DAC outputs are updated. If <i>LDAC</i> is taken low while <i>BUSY</i> is active and internal calculations are taking place, the <i>LDAC</i> event is stored and the DAC registers are updated when <i>BUSY</i> goes inactive. However any events on <i>LDAC</i> during power-on-reset or <i>RESET</i> are ignored.		
RESET	Asynchronous Digital Reset Input (level sensitive, active low). The function of this pin is equivalent to that of the Power-On-Reset generator. When this pin is taken low, the AD5379 state-machine initiates a reset sequence to digitally reset x1, m, c, and x2 registers to their default power-on values. This sequence takes 10 ms (typ). Furthermore the input to each of the DAC output buffer stages, VOUT0 to VOUT39, is switched to the externally set potential on the relevant REFGND pin. While <i>RESET</i> is low <i>BUSY</i> goes low and the parallel interface is disabled. All <i>LDAC</i> pulses are ignored until <i>BUSY</i> goes high. When <i>RESET</i> is taken high again, the DAC outputs remain at REFGND until <i>LDAC</i> is taken low.		

PIN FUNCTION DESCRIPTION (CONTINUED)

Pin	Function
V _{CC} (1-3) REFGNDA1	Logic Power Supply; 2.7 V to 3.6 V. Device Sense Ground for DACs 0 to 7. VOUT0 to VOUT7 are referenced to this voltage.
REFGNDA2	Device Sense Ground for DACs 8 and 9. VOUT8 and VOUT9 are referenced to this voltage.
REFGNDB1 REFGNDB2	Device Sense Ground for DACs 10 to 17. VOUT10 to VOUT17 are referenced to this voltage. Device Sense Ground for DACs 18 and 19. VOUT18 and V _{OUT} 19 are referenced to this voltage.
REFGNDC1	Device Sense Ground for DACs 20 to 27. VOUT20 to VOUT27 are referenced to this voltage.
REFGNDC2	Device Sense Ground for DACs 28 and 29. VOUT28 and VOUT29 are referenced to this voltage.
REFGNDD1 REFGNDD2	Device Sense Ground for DACs 30 to 37. VOUT30 to VOUT37 are referenced to this voltage. Device Sense Ground for DACs 38 and 39. VOUT38 and VOUT39 are referenced to this voltage.

TERMINOLOGY

Relative Accuracy

Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero-scale error and full-scale error and is expressed in Least Significant Bits.

Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

Zero-Scale Error

Zero-scale error is the error in the DAC output voltage when all 0s are loaded into the DAC register.

Ideally, with all 0s loaded to the DAC and m = all 1s, c = 0: $VOUT_{(Zero-Scale)} = 2.5 \times (V_{REF}(-) - AGND) + REFGND$ Zero-scale error is a measure of the difference between VOUT (actual) and VOUT (ideal) expressed in mV. It is mainly due to offsets in the output amplifier.

Full-Scale Error

Full-scale error is the error in DAC output voltage when all 1s are loaded into the DAC register.

Ideally, with all 1s loaded to the DAC and m = all 1s, c = 0: $VOUT_{(Full-Scale)} = 3.5 \times (V_{REF}(+) - AGND) + 2.5 \times (V_{REF}(-) - AGND) + REFGND$

Full-scale error is a measure of the difference between VOUT (actual) and VOUT (ideal) expressed in mV. It does not include zero-scale error.

Gain Error

Gain Error is defined as the difference between Full-Scale Error and Zero-Scale Error. It is expressed in mV.

Gain Error = Full-Scale Error - Zero-Scale Error

DC Output Impedance

This is the effective output source resistance. It is dominated by package lead resistance.

DC Crosstalk

Although the common input reference voltage signals are internally buffered, small IR drops in the individual DAC reference inputs across the die can mean that an update to one channel can produce a dc output change in one or other of the channel outputs

The forty DAC outputs are buffered by op amps that share common $V_{\rm DD}$ and $V_{\rm SS}$ power supplies. If the dc load current changes in one channel (due to an update), this can result in a further dc change in one or other channel outputs. This effect is most obvious at high load currents and reduces as the load currents are reduced. With high impedance loads the effect is virtually unmeasurable.

Output Voltage Settling Time

This is the amount of time it takes for the output of a DAC to settle to a specified level for a full-scale input change.

Digital-to-Analog Glitch Energy

This is the amount of energy injected into the analog output at the major code transition. It is specified as the area of the glitch in nV-s. It is measured by toggling the DAC register data between 1FFFHex and 2000Hex.

Channel-to-Channel Isolation

Channel-to-channel isolation refers to the proportion of input signal from one DACs reference input that appears at the output of another DAC. It is expressed in dBs.

DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is defined as the glitch impulse that appears at the output of one converter due to both the digital change and subsequent analog O/P change at another converter. It is specified in nV-s.

Digital Crosstalk

The glitch impulse transferred to the output of one converter due to a change in the DAC register code of another converter is defined as the digital crosstalk and is specified in nV-s.

Digital Feedthrough

When the device is not selected, high frequency logic activity on the device's digital inputs can be capacitively coupled both across and through the device to show up as noise on the $V_{\rm OUT}$ pins. It can also be coupled along the supply and ground lines. This noise is digital feedthrough.

Output Noise Spectral Density

This is a measure of internally generated random noise. Random noise is characterized as a spectral density (voltage per root Hertz). It is measured by loading all DACs to midscale and measuring noise at the output. It is measured in $nV/(Hz)^{1/2}$.

AD5379 Typical Performance Characteristics

TBD TBD TBD

TPC 1. Typical INL Plot

TPC 2. Typical DNL Plot

TPC 3. Typical INL Error vs. Temperature

TBD

TBD

TBD

TPC 4. Typical DNL Error vs. Temperature

TPC 5. Zero-Scale and Full-Scale Error vs. Temperature

TPC 6. I_{CC} vs. Temperature

TBD

TBD

TBD

TPC 7. Major Code-Transition Digital-to-Analog Glitch Energy TPC 8. Full-Scale Settling Time

TPC 9. I_{DD,} I_{SS} vs. Temperature

FUNCTIONAL DESCRIPTION

DAC Architecture — General

The AD5379 contains 40 DAC channels and 40 output amplifiers in a single package. The architecture of a single DAC channel consists of a 14-bit resistor-string DAC followed by an output buffer amplifier. The resistor-string section is simply a string of resistors, each of value R, from $V_{\rm REF}(+)$ to AGND. This type of architecture guarantees DAC monotonicity. The 14-bit binary digital code loaded to the DAC register determines at what node on the string the voltage is tapped off before being fed into the output amplifier. The output amplifier translates the output of the DAC to a wider range. The DAC output is gained up by a factor of 3.5 and offset by the voltage on the $V_{\rm REF}(-)$ pin. See the section on Transfer Function.

Channel Groups

The 40 DAC channels on the AD5379 are arranged in 4 groups (A, B, C, D) of 10 channels. In each group there are 8 channels connected to $V_{REF}1(+)$ and $V_{REF}1(-)$ and the remaining 2 channels are connected to $V_{REF}2(+)$ and $V_{REF}2(-)$. Each group has 2 individual REFGND pins e.g. in Group A there are 8 channels connected to REFGNDA1 and the remaining 2 channels are connected to REFGNDA2.

In addition to an input register (x1) and a DAC register (x2), each channel has a gain register (m) and an offset register (c). See Tables IX, X and XI.

Table I shows the reference inputs and REFGND inputs, m and c registers for Group A. Groups B, C and D are similar.

Table I. Group A

Channel	Reference	REFGND	m, c Registers
07	$V_{REF}1(+), V_{REF}1(-)$	REFGNDA1	m REG07 c REG07
89	V _{REF} 2(+), V _{REF} 2(-)	REFGNDA2	m REG89 c REG89

Transfer Function


The digital input transfer function for each DAC can be represented as:

$$x2 = [(m+1)/2^{13} \times x1] + c$$

x2 is the Dataword loaded to the resistor string DAC (default is 10 0000 0000 0000)

x1 is the 14-bit Dataword written to the DAC input register (default is 10 0000 0000 0000)

m is the 13-bit Gain Coefficient (default is 1 1111 1111 1111) *c* is the 14-bit Offset Coefficient (default is 10 0000 0000 0000)



AGND Figure 5. Single DAC Channel

Figure 5 shows a single DAC channel and it's associated registers. The power-on values for the m and c registers are full-scale and zero respectively. The user can individually adjust the voltage range on each DAC channel by over-writing the power-on values of m and c. The AD5379 has digital overflow and underflow detection circuitry to clamp the DAC output at full-scale or zero-scale when the values chosen for x1, m and c result in x2 being out of range.

The complete transfer function for the AD5379 can be represented as:

$$VOUT = 3.5 \times ((V_{REF}(+) - AGND) \times x2/2^{14}) + 2.5 \times (V_{REF}(-) - AGND) + REFGND$$

x2 is the Dataword loaded to the resistor string DAC $V_{REF}(+)$ is the voltage at the positive reference pin $V_{REF}(-)$ is the voltage at the negative reference pin

Figure 6 shows the output amplifier stage of a single channel. VDAC is the voltage output from the resistor-string DAC. The nominal range of VDAC is 1 LSB to full-scale.




Figure 6. Output Amplifier Stage

V_{BIAS} Function

The AD5379 has an on-chip voltage-generator which provides a bias voltage of 4.25 V (min). The V_{BIAS} pin provides access to this voltage:

For $V_{REF}(+) < 4.25~V$ the on-chip bias generator should be used and the V_{BIAS} pin must be decoupled externally with a 10 nF capacitor.

For $V_{REF}(+) > 4.25$ V, V_{BIAS} must be over-driven externally by an equal or higher voltage. The external voltage source should be capable of driving a 50 uA (typ) current sink load.

Reference Selection

The voltages applied to $V_{REF}(+)$ and $V_{REF}(-)$ determine the output voltage range and span on VOUT0-VOUT39. If the offset and gain features are not used (m and c are left at their power-on values), the reference levels required can be calculated as follows:

$$V_{REF}(+)_{min} = \left(VOUT_{max} - VOUT_{min}\right) / 3.5$$

 $V_{REF}(-)_{max} = \left(AGND + VOUT_{min}\right) / 2.5$

If the offset and gain features of the AD5379 are used, then the output range required is slightly different. The reference levels required can be calculated as follows:

- Identify the nominal output range on VOUT.
- Identify the maximum offset span and the maximum gain required on the full output signal range.
- Calculate the new maximum output range on VOUT.
- Choose the new "VOUT $_{max}$ " and "VOUT $_{min}$ " required, keeping the new VOUT limits centred on the nominal values and assuming REFGND is zero (or equal to AGND). Note that V_{CD} and V_{CD} and V_{CD} and V_{CD} and V_{CD} and V_{CD} and V_{CD} are the sufficient headroom.

AD5379

- Calculate the values of $V_{\text{REF}}(+)$ and $V_{\text{REF}}(-)$ as follows: $V_{REF}(+)_{min} = (VOUT_{max} - VOUT_{min}) / 3.5$ $V_{REF}(-)_{max} = (AGND + VOUT_{min}) / 2.5$

Reference Selection Example

Nominal output range = $10 \ \bar{V}$; (-2 V to 8 V) Offset Error = $\pm 100 \text{ mV}$; Gain Error = $\pm 3\%$; REFGND = AGND = 0 V;

- 1) Gain Error = $\pm 3\%$;
- => Maximum Positive Gain Error = + 3%
- => Output Range incl. gain error = 10 + 0.03 (10) = 10.3 V
- 2) Offset Error = \pm 100 mV;
- $=> Maximum\ Offset\ Error\ Span =\ 2(100)\ mV = 0.2\ V$
- => Output Range incl. gain error and offset error
- = 10.3 + 0.2 = 10.5 V
- 3) $V_{REF}(+)$ and $V_{REF}(-)$ Calculation: Actual Output range = 10.5 V i.e. -2.25 V to 8.25 V (centred);

 $=> V_{REF}(+) = (8.25 + 2.25) / 3.5 = 3 V$ $V_{REF}(-) = -2.25 / 2.5 = -0.9 V$

If the solution yields inconvenient reference levels, the user can adopt one of three approaches:

- (1) Use a resistor divider to divide down a convenient, higher reference level to the required level.
- (2) Select convenient reference levels above $V_{REF}(+)_{min}$ or below V_{REF}(-)_{max}. Modify the gain and offset registers to downsize the references digitally. In this way, the user can use almost any convenient reference level, but may reduce performance by over-compaction of the transfer function.
- (3) Use a combination of these two approaches.

AD5379 Calibration

The user can perform a system-calibration by overwriting the default values in the m and c registers for any individual DAC channel as follows:

- Calculate the nominal offset and gain coefficients for the new output range (see previous example)
- Calculate the new m and c values for each channel based on the specified offset and gain errors.

Calibration Example

Nominal Offset Coefficient = 0 Nominal Gain Coefficient = $10/10.5 \times 8191 = 0.95238 \times 8191 =$

Example 1: Channel 0, Gain Error = +3%, Offset Error = +100mV

1) Gain Error (+3%) Calibration:

 $7801 \times 1.03 = 8035$

- => Load Code "1 1111 0110 0011" to m Register 0
- 2) Offset Error (+100 mV) Calibration:

LSB size = $10.5 / 16384 = 641 \mu V$;

Offset Coefficient for +100 mV offset = 100 / 0.64 = 156 LSBs

=> Load "10 0000 1001 1100" to c Register 0

Example 2: Channel 1, Gain Error = -3%, Offset Error = -100 mV 1) Gain Error (-3%) Calibration:

 $7801 \times 0.97 = 7567$

- => Load Code "1 1110 1000 1111" to m Register 1
- 2) Offset Error (-100 mV) Calibration: $LSB \ size = 10.5 / 16384 = 641 \ \mu V;$

Offset Coefficient for -100 mV offset = -100 / 0.64 = -156 LSBs

=> Load "01 1111 0110 0100" to c Register 1

INTERFACES

The AD5379 contains both a parallel and a serial interface. The active interface is selected via the SER/PAR pin.

The AD5379 uses an internal FIFO memory to allow high speed successive writes. The user can continue writing new data to the AD5379 while write instructions are being executed. The BUSY signal goes low while instructions in the FIFO are being executed. Up to 120 successive intructions can be written to the FIFO at maximum speed in parallel mode. When the FIFO is full any further writes to the AD5379 are ignored.

To minimize both the power consumption of the device and on-chip digital noise, the active interface only powers up fully when the device is being written to, i.e. on the falling edge of WR or on the falling edge of SYNC.

Parallel Interface

The SER/PAR pin must be tied low to enable the parallel interface and disable the serial interface. Figure 2 shows the timing diagram for a parallel write to the AD5379. The parallel interface is controlled by the following pins:

Active low device select pin.

WR Pin

On the rising edge of WR, with CS low, the address values at pins A7-A0 are latched and data values at pins DB13-DB0 are loaded into the selected AD5379 input registers.

REG1, REG0 Pins

The REG1 and REG0 pins determine the destination register of the data being written to the AD5379. See Table II.

Table II. Register Selection

REG1 REG0		Register Selected
1	1	Input Data Register (x1)
1	0	Offset Register (c)
0	1	Gain Register (m)
0	0	Special Function Register

DB13-DB0 Pins

The AD5379 accepts a straight 14-bit parallel word on DB0-DB13 where DB13 is the MSB and DB0 is the LSB. See Tables IV, V, VI, VII and VIII.

A7-A0 Pins

Each of the 40 DAC channels can be addressed individually. There are also several channel groupings which enable the user to simultaneously write the same data to multiple DAC channels. Address bits A7-A4 are decoded to select one group or multiple groups of registers. Address bits A3-A0 select one of ten input data registers (x1), offset registers (c) or gain registers (m). See Tables IX, X and XI.

MSB LSB

A7-A0 REG1 REG0 D13-D0 Group/Channel Register Select Register Data Bits Select Bits

Figure 7 Serial Data Format

Serial Interface

The SER/PAR pin must be tied high to enable the serial interface and disable the parallel interface. The serial interface is controlled by five pins as follows:

SYNC, DIN, SCLK - Standard 3-wire interface pins.

DCEN - Selects Stand-Alone Mode or Daisy-Chain Mode.

SDO - Data Out pin for Daisy-Chain Mode.

Figures 3 and 4 show the timing diagram for a serial write to the AD5379 in both Stand-Alone and Daisy-Chain Mode.

The 24-bit data word format for the serial interface in shown in Figure 7.

Stand-Alone Mode

By connecting DCEN (Daisy-Chain Enable) pin low, Stand-Alone Mode is enabled. The serial interface works with both a continuous and a noncontinuous serial clock. The first falling edge of *SYNC* starts the write cycle and resets a counter that counts the number of serial clocks to ensure that the correct number of bits are shifted into the serial shift register. Any further edges on *SYNC* are ignored until 24 bits are shifted in. Once 24 bits have been shifted in, the SCLK is ignored. In order for another serial transfer to take place the counter must be reset by the falling edge of *SYNC*.

Daisy-Chain Mode

For systems which contain several DACs the SDO pin may be used to daisy-chain several devices together. This daisy-chain mode can be useful in system diagnostics and reducing the number of serial interface lines.

By connecting DCEN (Daisy-Chain Enable) pin high, the Daisy-Chain Mode is enabled. The first falling edge of *SYNC* starts the write cycle. The SCLK is continuously applied to the input shift register when *SYNC* is low. If more than 24 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the DIN input on the next device in the chain, a multi-device interface is constructed. 24 clock pulses are required for each AD5379 in the system. Therefore, the total number of clock cycles must equal 24N where N is the total number of AD5379 devices in the chain.

When the serial transfer to all devices is complete, *SYNC* should be taken high. This latches the input data in each device in the daisy-chain and prevents any further data being clocked into the input shift register.

A continuous SCLK source may be used if it can be arranged that *SYNC* is held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles may be used and *SYNC* taken high some time later.

When the transfer to all input registers is complete, a common *LDAC* signal updates all DAC registers and all analog outputs are updated simultaneously.

ADDITIONAL FUNCTIONS

Clear Function

The clear function on the AD5379 can be implemented by using analog or digital control.

- 1) Bringing the *CLR* line low switches the outputs, VOUT0-VOUT39 to the externally set potential on the REFGND pin. This is achieved by switching in REFGND and re-configuring the output amplifier stages. The contents of the input registers and DAC registers are not affected by taking *CLR* low. When *CLR* is brought high, the DAC outputs remain cleared until *LDAC* is taken low. While *CLR* is low the value of *LDAC* is ignored.
- 2) Loading a clear code to the x1 registers also enables the user to set VOUT0 to VOUT39 to the REFGND level. The Default Clear Code corresponds to m at full-scale and c at mid-scale (i.e. x2 = x1).

Default Clear Code

 $= 2^{14} \times (-Output \ Offset) / (Output \ range)$

 $= 2^{14} \times 2.5 \times (AGND - V_{RFF}(-)) / (3.5 \times (V_{RFF}(+) - AGND))$

The more general expression for the Clear Code is as follows: $Clear\ code = (2^{14})/(m+1) \times (Default\ Clear\ Code - c)$

BUSY and **LDAC** Functions

The value of x2 is calculated each time the user writes new data to the corresponding x1, c or m registers. During the calculation of x2 the *BUSY* output goes low. While *BUSY* is low the user can continue writing new data to the x1, m or c registers but no DAC output updates can take place. The DAC outputs are updated by taking the *LDAC* input low. If *LDAC* goes low while *BUSY* is active, the *LDAC* event is stored and the DAC outputs update immediately after *BUSY* goes high. A user may also hold the *LDAC* input permanently low. In this case the DAC outputs update immediately after *BUSY* goes high.

The value of x2 for a single channel or group of channels is recalculated each time there is a write to any x1 register(s), c register(s) or m register(s). During the calculation of x2 *BUSY* goes low. The duration of this *BUSY* pulse depends on the no. of channels being updated e.g. if x1, c or m data is written to one DAC channel, *BUSY* goes low for 900 ns (max). However if data is written to two DAC channels, *BUSY* goes low for 1250 ns (max). Note there is 500 ns overhead due to FIFO access. See Table III.

The AD5379 contains an extra feature whereby a DAC register is not updated unless it's x2 register has been written to since the last time *LDAC* was brought low. Normally, when *LDAC* is brought low, the DAC registers are filled with the contents of the x2 registers. However the AD5379 will only update the DAC register if the x2 data has changed, thereby removing unnecessary digital crosstalk.

Table III. BUSY Pulsewidth

Action	BUSY P	ulsewidth
Loading x1 or c or m to 1 Channel	900	ns (max)
Loading x1 or c or m to 2 Channels	1250	ns (max)
Loading x1 or c or m to 3 Channels	1600	ns (max)
Loading x1 or c or m to 4 Channels	1950	ns (max)
Loading x1 or c or m to all 40 Channels	14550	ns (max)

AD5379

BUSY Input Function

Since the *BUSY* pin is bi-directional and open-drain, a second AD5379 or any other device (e.g. system controller), can pull *BUSY* low and therefore delay DAC update(s), if required. This is a means of holding off any *LDAC* action. This feature allows synchronous updates of multiple AD5379 devices in a system at maximum speed. As soon as the last device connected to the *BUSY* pin is ready, all DACs will update automatically. Tying the *BUSY* pin of multiple devices together enables synchronous updating of all DACs without the addition of extra hardware.

Power-On-Reset

The AD5379 contains a power-on-reset generator and state-machine. During power-on *CLR* becomes active (internally), the power-on state-machine resets all internal registers to their default values and *BUSY* goes low. This sequence takes 10 ms (typ). The outputs, VOUT0-VOUT39 are switched to the externally set potential on the REFGND pin. During power-on the parallel interface is disabled so it is not possible to write to the part. Any transitions on *LDAC* during the power-on period will be ignored in order to reject initial *LDAC* pin glitching. A rising edge on *BUSY* indicates that power-on is complete and that the parallel interface is enabled. All DACs remain in their power-on state until *LDAC* is used to update the DAC outputs as described above.

RESET Input Function

The AD5379 can be placed in it's power-on-reset state at any time by activating the *RESET* pin. The AD5379 state-machine initiates a reset sequence to digitally reset x1, m, c and x2 registers to their default power-on values. This sequence takes 10 ms (typ) and during this sequence *BUSY* goes low. While *RESET* is low any transitions on *LDAC* will be ignored. As with the *CLR* input, while *RESET* is low the DAC outputs are switched to REFGND.

This reset function can also be implemented via the parallel interface by setting REG0 and REG1 pins low and writing all 1s to DB13-DB0 (see Table VIII for Soft-Reset).

Increment/Decrement Function

The AD5379 has a Special Function Register which enables the user to increment or decrement the internal 13-Bit Input Register data (x1) in steps of 0 to 127 LSBs. The increment/ decrement mode is selected by setting both REG1 and REG0 pins (or bits) low. The address pins (or bits) A7-A0 are used to select a DAC channel or a group of channels.

The amount by which the x1 is incremented/decremented is determined by bits/pins DB6-DB0 e.g. for a 1 LSB increment/ decrement DB6..DB0 = 0000001 while for a 7 LSB increment/ decrement, DB6...DB0 = 0000111. DB8 determines whether the Input Register data is incremented (DB8 = 1) or decremented (DB8 = 0). The maximum amount by which the user is allowed to increment or decrement the data is 127 LSBs i.e DB6...DB0 = 1111111. The 0 LSB step is included to facilitate software loops in the user's application. See Table VII.

DATA DECODING

The AD5379 contains a 14-bit data bus, DB13-DB0. Depending on the value of REG1 and REG0, this data is loaded into the addressed DAC input register(s), Offset (c) register(s), Gain (m) register(s) or the Special Function register.

Table IV. DAC Data format (REG1 = 1, REG0 = 1)

DB13 to DB0	DAC Output
11 1111 1111 1111	(16383/16384)V _{REF} (+) V
11 1111 1111 1110	$(16382/16384)V_{REF}(+) V$
10 0000 0000 0001	(8193/16384)V _{REF} (+) V
10 0000 0000 0000	$(8192/16384)V_{REF}(+)$ V
01 1111 1111 1111	$(8191/16384)V_{REF}(+)$ V
00 0000 0000 0001	$(1/16384)V_{REF}(+)$ V
00 0000 0000 0000	0 V

Table V. Offset Data format (REG1 = 1, REG0 = 0)

DB13 to DB0	Offset
11 1111 1111 1111	+8191 LSB
11 1111 1111 1110	+8190 LSB
10 0000 0000 0001	+1 LSB
10 0000 0000 0000	+0 LSB
01 1111 1111 1111	-1 LSB
00 0000 0000 0001	-8191 LSB
00 0000 0000 0000	-8192 LSB

Table VI. Gain Data format (REG1 = 0, REG0 = 1)

DB13 to DB1	Gain
1 1111 1111 1111	8192/8192
1 1111 1111 1110	8191/8192
1 0000 0000 0001	4098/8192
1 0000 0000 0000	4097/8192
0 1111 1111 1111	4096/8192
0 0000 0000 0001	2/8192
0 0000 0000 0000	1/8192
-	1

Table VII. Special Function Data format (REG1 = 0, REG0 = 0)

DB1	3 to I	OB0	Incres step	ment/Dccrement
00000	10 10	1111111 0000111	+127 +7	LSB LSB
00000	10	0000001	+1	LSB
00000	X0	0000000	0	LSB
00000	00	0000001	-1	LSB
00000	00	0000111	-7	LSB
	00	1111111	-128	LSB

Table VIII. Soft-Reset (REG1 = 0, REG0 = 0)

Tuble VIII. Buil Nese	t (1221 - 0, 1220 - 0)
DB12 to DB0	DAC Output
11 1111 1111 1111	REFGND

AD5379

ADDRESS DECODING

The AD5379 contains an 8-bit address bus, A7-A0. This address bus allows each DAC input register (x1), each Offset

(c) register and each Gain (m) register to be individually updated. Note when all 40 DAC channels are selected address bits A[3:0] are ignored.

Table IX. DAC Input Register (x1) Selection (REG1 = REG0 = 1)

A7	A6	A5	A4	Group
0	0	0	0	All 40 DACs
0	0	0	1	Group 1
0	0	1	0	Group 2
0	0	1	1	Group 1, 2
0	1	0	0	Group 3
0	1	0	1	Group 1, 3
0	1	1	0	Group 2, 3
0	1	1	1	Group 1, 2, 3
1	0	0	0	Group 4
1	0	0	1	Group 1, 4
1	0	1	0	Group 2, 4
1	0	1	1	Group 1, 2, 4
1	1	0	0	Group 3, 4
1	1	0	1	Group 1, 3, 4
1	1	1	0	Group 2, 3, 4
1	1	1	1	Group 1, 2, 3, 4

A3	A2	A1	A0	DATA REGISTER
0	0	0	0	Input Register 0 (with m, c, Registers 0)
0	0	0	1	Input Register 1 (with m, c, Registers 1)
0	0	1	0	Input Register 2 (with m, c, Registers 2)
0	0	1	1	Input Register 3 (with m, c, Registers 3)
0	1	0	0	Input Register 4 (with m, c, Registers 4)
0	1	0	1	Input Register 5 (with m, c, Registers 5)
0	1	1	0	Input Register 6 (with m, c, Registers 6)
0	1	1	1	Input Register 7 (with m, c, Registers 7)
1	0	0	0	Input Register 8 (with m, c, Registers 8)
1	0	0	1	Input Register 9 (with m, c, Registers 9)

Table X. DAC Offset Register (c) Selection (REG1 = 1, REG0 = 0)

A7	A6	A5	A4	Group
0	0	0	0	All 40 DACs
0	0	0	1	Group 1
0	0	1	0	Group 2
0	0	1	1	Group 1, 2
0	1	0	0	Group 3
0	1	0	1	Group 1, 3
0	1	1	0	Group 2, 3
0	1	1	1	Group 1, 2, 3
1	0	0	0	Group 4
1	0	0	1	Group 1, 4
1	0	1	0	Group 2, 4
1	0	1	1	Group 1, 2, 4
1	1	0	0	Group 3, 4
1	1	0	1	Group 1, 3, 4
1	1	1	0	Group 2, 3, 4
1	1	1	1	Group 1, 2, 3, 4

A3	A2	A1	A0	OFFSET REGISTER
0	0	0	0	Offset Register 0
0	0	0	1	Offset Register 1
0	0	1	0	Offset Register 2
0	0	1	1	Offset Register 3
0	1	0	0	Offset Register 4
0	1	0	1	Offset Register 5
0	1	1	0	Offset Register 6
0	1	1	1	Offset Register 7
1	0	0	0	Offset Register 8
1	0	0	1	Offset Register 9

Table XI. DAC Gain Register (m) Selection (REG1 = 0, REG0 = 1)

A7	A6	A5	A4	Group
0	0	0	0	All 40 DACs
0	0	0	1	Group 1
0	0	1	0	Group 2
0	0	1	1	Group 1, 2
0	1	0	0	Group 3
0	1	0	1	Group 1, 3
0	1	1	0	Group 2, 3
0	1	1	1	Group 1, 2, 3
1	0	0	0	Group 4
1	0	0	1	Group 1, 4
1	0	1	0	Group 2, 4
1	0	1	1	Group 1, 2, 4
1	1	0	0	Group 3, 4
1	1	0	1	Group 1, 3, 4
1	1	1	0	Group 2, 3, 4
				*

Group 1, 2, 3, 4

A3	A2	A1	A0	GAIN REGISTER	
0	0	0	0	Gain Register 0	
0	0	0	1	Gain Register 1	
0	0	1	0	Gain Register 2	
0	0	1	1	Gain Register 3	
0	1	0	0	Gain Register 4	
0	1	0	1	Gain Register 5	
0	1	1	0	Gain Register 6	
0	1	1	1	Gain Register 7	
1	0	0	0	Gain Register 8	
1	0	0	1	Gain Register 9	

AD5379

POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5379 is mounted should be designed so that the analog and digital sections are separated, and confined to certain areas of the board. If the AD5379 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device. For supplies with multiple pins ($V_{\rm SS}$, $V_{\rm DD}$, $V_{\rm CC}$) it is recommended to tie these pins together and to decouple each supply once.

The AD5379 should have ample supply decoupling of 10 μF in parallel with 0.1 μF on each supply located as close to the package as possible, ideally right up against the device. The 10 μF capacitors are the tantalum bead type. The 0.1 μF capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching.

Digital lines running under the device should be avoided as these will couple noise onto the device. The analog ground plane should be allowed to run under the AD5379 to avoid noise coupling. The power supply lines of the AD5379 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching digital signals should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. It is essential to minimize noise on all $V_{\rm REF}(+)$ and $V_{\rm REF}(-)$ lines. The $V_{\rm BIAS}$ pin should be decoupled with a 10 nF capacitor to AGND.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

As is the case for all thin packages, care must be taken to avoid flexing the CSPBGA package and to avoid a point load on the surface of this package during the assembly process.

OUTLINE DIMENSIONS

Dimensions shown in mm and (inches).

108-Lead CSPBGA (BC-108)

