

16-BIT, 1.25 MSPS, UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE

FEATURES

- 1.25-MHz Sample Rate
- **16-Bit NMC Ensured Over Temperature**
- Zero Latency
- Unipolar Single-Ended Input Range: 0 V to Vref
- **Onboard Reference**
- **Onboard Reference Buffer**
- **High-Speed Parallel Interface**
- Power Dissipation: 155 mW at 1.25 MHz Typ
- Wide Digital Supply
- 8-/16-Bit Bus Transfer
- 48-Pin TQFP Package


APPLICATIONS

- DWDM
- Instrumentation
- High-Speed, High-Resolution, Zero Latency **Data Acquisition Systems**
- **Transducer Interface**
- **Medical Instruments**
- Communication

DESCRIPTION

The ADS8401 is a 16-bit, 1.25 MHz A/D converter with an internal 4.096-V reference. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8401 offers a full 16-bit interface and an 8-bit option where data is read using two 8-bit read cycles if necessary.

The ADS8401 has a unipolar single-ended input. It is available in a 48-lead TQFP package and is characterized over the industrial -40°C to 85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

RCDUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments tandard warranty. Production processing does not necessarily include esting of all parameters.



Copyright © 2002 - 2003, Texas Instruments Incorporated

SLAS376A- DECEMBER 2002 - FEBRUARY 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLU- TION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPER- ATURE RANGE	ORDERING INFORMATION	TRANS- PORT MEDIA QUANTITY	
10004041			45	48 Pin	PFB	–40°C to	ADS8401IPFBT	Tape and reel 250	
ADS8401I	±6	-2~3	15	TQFP		РЕВ	РГВ	85°C	ADS8401IPFBR
			4.0		48 Pin		–40°C to	ADS8401IBPFBT	Tape and reel 250
ADS8401IB	±3.5	-1~2	16	TQFP	PFB	85°C	ADS8401IBPFBR	Tape and reel 1000	

NOTE: For the most current specifications and package information, refer to our website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted[†]

Voltage, +IN to AGND	+VA + 0.1 V
Voltage, –IN to AGND	0.5 V
Voltage range, +VA to AGND	–0.3 V to 7 V
Voltage range, +VBD to BDGND	–0.3 V to 7 V
Voltage range, +VA to +VBD	–0.3 V to 2.5 V
Digital input voltage to BDGND	–0.3 V to +VBD + 0.3 V
Digital output voltage to BDGND	–0.3 V to +VBD + 0.3 V
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Junction temperature (T ₁ max).	
TQFP package: Power dissipation	(Τ _. Μax – Τ _Α)/θ _{.JA}
θ _{JA} thermal impedance	
Lead temperature, soldering: Vapor phase (60 sec)	215°C
Infrared (15 sec)	220°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLAS376A- DECEMBER 2002 - FEBRUARY 2003

SPECIFICATIONS

 $T_A = -40^{\circ}C$ to $85^{\circ}C$, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 1.25$ MHz (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog Input						
Full-scale input voltage (see	Note 1)	+ININ	0		V _{ref}	V
		+IN	-0.2		V _{ref} + 0.2	.,
Absolute input voltage		-IN	-0.2		0.2	V
Input capacitance				25		pF
Input leakage current				0.5		nA
System Performance						
Resolution				16		Bits
No esta da esta esta e	ADS84011		15			Dite
No missing codes	ADS8401IB		16			Bits
Integral linearity	ADS84011		-6	±2.5	6	
(see Notes 2 and 3)	ADS8401IB		-3.5	±2	3.5	LSB
Differential line arity	ADS84011		-2	±1	3	LSB
Differential linearity	ADS8401IB		-1	±0.75	2	
Offerst same (see blats 4)	ADS84011		-1.5	±0.5	1.5	mV
Offset error (see Note 4)	ADS8401IB		-0.75	±0.25	0.75	mV
Gain error	ADS84011		-0.15		0.15	%FS
(see Notes 4 and 5)	ADS8401IB		-0.098		0.098	
Noise				60		μV RMS
DC Power supply rejection ra	atio	At FFFFh output code, +VA = 4.75 V to 5.25 V, Vref = 4.096 V, See Note 4		2		LSB
Sampling Dynamics						
Conversion time					610	ns
Acquisition time			150			ns
Throughput rate					1.25	MHz
Aperture delay				2		ns
Aperture jitter				25		ps
Step response				100		ns
Over voltage recovery				100		ns

NOTES: 1. Ideal input span, does not include gain or offset error.

2. LSB means least significant bit

3. This is endpoint INL, not best fit.

4. Measured relative to an ideal full-scale input (+IN – –IN) of 4.096 V

5. This specification does not include the internal reference voltage error and drift.



SLAS376A- DECEMBER 2002 - FEBRUARY 2003

SPECIFICATIONS (CONTINUED)

 $T_A = -40^{\circ}C$ to 85°C, +VA = +5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 1.25$ MHz (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dynamic Characteristic	s					
Total harmonic distortion	(THD) (see Note 1)	V _{IN} = 4 V _{pp} at 100 kHz		-93		dB
Signal-to-noise ratio (SN	R)	V _{IN} = 4 V _{pp} at 100 kHz		86		dB
Signal-to-noise + distortion	on (SINAD)	V _{IN} = 4 V _{pp} at 100 kHz		85		dB
Spurious free dynamic ra	ange (SFDR)	V _{IN} = 4 V _{pp} at 100 kHz		110		dB
-3dB Small signal bandw	vidth			5		MHz
External Voltage Refere	ence Input					
Reference voltage at RE	FIN, V _{ref}		2.5	4.096	4.2	V
Reference resistance (se	e Note 2)			100		kΩ
Internal Reference Out	put					
Internal reference startup	otime	from 95% (+VA), with 1 μF storage capacitor			120	ms
V _{ref} range		IOUT = 0	4.065	4.096	4.13	V
Source Current		Static load			10	μA
Line Regulation		+VA = 4.75 ~ 5.25 V		0.6		mV
Drift		IOUT = 0		36		PPM/C
Digital Input/Output						
Logic family				CMOS		
	VIH	I _{IH} = 5 μA	+VBD-1		+VBD + 0.3	
La da la col	VIL	IIL = 5 μA	-0.3		0.8	
Logic level	V _{OH}	I _{OH} = 2 TTL loads	+VBD - 0.6		+VBD	V
	V _{OL}	$I_{OL} = 2 \text{ TTL loads}$	0		0.4	
Data format				Straight Binary		
Power Supply Requirer	nents					
Devenuente	+VBD (see Notes 3 and 4)		2.95	3.3	5.25	V
Power supply voltage	+VA (see Note 4)	storage capacitor 120 IOUT = 0 4.065 4.096 4.13 Static load 10 10 +VA = 4.75 ~ 5.25 V 0.6 10 IOUT = 0 36 F IOUT = 0 0.8 F IOH = 2 TTL loads +VBD - 0.6 +VBD IOL = 2 TTL loads 0 0.4 Straight Binary Binary F	V			
+VA Supply current (see Note 5)		f _S = 1.25 MHz		31	34	mA
Power dissipation (see N	lote 5)	f _S = 1.25 MHz		155		mW
Temperature Range						
Operating free-air			-40		85	°C

NOTES: 1. Calculated on the first nine harmonics of the input frequency

2. Can vary ±30%

3. The difference between +VA and +VBD should not be less than 2.3 V, i.e., if +VA is 5.25 V, +VBD should be minimum of 2.95 V. 4. $+VBD \ge +VA - 2.3 V$

5. This includes only VA+ current. +VBD current is typically 1 mA with 5 pF load capacitance on output pins.



SLAS376A- DECEMBER 2002 - FEBRUARY 2003

TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA = +VBD = 5 V (see Notes 1, 2, and 3)

	PARAMETER	MIN	TYP	MAX	UNIT
^t CONV	Conversion time		600	610	ns
^t ACQ	Acquisition time	150			ns
^t pd1	CONVST low to conversion started (BUSY high)			35	ns
^t pd2	Propagation delay time, End of conversion to BUSY low			20	ns
^t w1	Pulse duration, CONVST low	20			ns
^t su1	Setup time, CS low to CONVST low	0			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	Min(t _{ACQ})			ns
t _{w4}	Pulse duration, BUSY signal high			630	ns
^t h1	Hold time, First data bus data transition (RD low, or CS low for read cycle, or BYTE input changes) after CONVST low	40			ns
^t d1	Delay time, CS low to RD low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
^t w5	Pulse duration, RD low time	50			ns
t _{en}	Enable time, \overline{RD} low (or \overline{CS} low for read cycle) to data valid			20	ns
^t d2	Delay time, data hold from RD high	0			ns
^t d3	Delay time, BYTE rising edge or falling edge to data valid	2		20	ns
^t w6	RD high	20			ns
t _{h2}	Hold time, last \overline{RD} (or \overline{CS} for read cycle) rising edge to \overline{CONVST} falling edge	50			ns
^t pd4	Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling edge	Max(t _{d5})			ns
t _{su3}	Setup time, BYTE rising edge to RD falling edge	0			ns
t _{h3}	Hold time, BYTE falling edge to RD falling edge	0			ns
^t dis	Disable time, RD High (CS high for read cycle) to 3-stated data bus			20	ns
td5	Delay time, BUSY low to MSB data valid			0	ns
t _{su4}	Setup time, BYTE change before BUSY falling edge	2		20	ns

NOTES: 1. All input signals are specified with $t_f = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2.

See timing diagrams.
 All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.



SLAS376A- DECEMBER 2002 - FEBRUARY 2003

TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA = 5 V, +VBD = 3 V (see Notes 1, 2, and 3)

	PARAMETER	MIN	TYP	MAX	UNIT
^t CONV	Conversion time		600	610	ns
^t ACQ	Acquisition time	150			ns
^t pd1	CONVST low to conversion started (BUSY high)			40	ns
^t pd2	Propagation delay time, end of conversion to BUSY low			20	ns
^t w1	Pulse duration, CONVST low	20			ns
^t su1	Setup time, CS low to CONVST low	0			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	Min(t _{ACQ})			ns
t _{w4}	Pulse duration, BUSY signal high			630	ns
t _{h1}	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE or BUS 16/16 input changes) after CONVST low	40			ns
^t d1	Delay time, CS low to RD low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
^t w5	Pulse duration, RD low	50			ns
t _{en}	Enable time, \overline{RD} low (or \overline{CS} low for read cycle) to data valid			30	ns
^t d2	Delay time, data hold from RD high	0			ns
t _{d3}	Delay time, BUS16/16 or BYTE rising edge or falling edge to data valid	2		30	ns
tw6	Pulse duration, RD high time	20			ns
th2	Hold time, last \overline{RD} (or \overline{CS} for read cycle) rising edge to \overline{CONVST} falling edge	50			ns
^t pd4	Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling edge	Max(td5)			ns
t _{su3}	Setup time, BYTE rising edge to RD falling edge	0			ns
t _{h3}	Hold time, BYTE falling edge to RD falling edge	0			ns
^t dis	Disable time, RD High (CS high for read cycle) to 3-stated data bus			30	ns
td5	Delay time, BUSY low to MSB data valid delay time			0	ns
t _{su4}	Setup time, BYTE change before BUSY falling edge	2		30	ns


NOTES: 1. All input signals are specified with $t_f = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2.

2. See timing diagrams.

3. All timings are measured with 10-pF equivalent loads on all data bits and BUSY pins.

SLAS376A- DECEMBER 2002 - FEBRUARY 2003

PIN ASSIGNMENTS



NC – No connection




SLAS376A- DECEMBER 2002 - FEBRUARY 2003

NAME NO. 1/0 DESCRIPTION AGND 5, 8, 11, 12, _ Analog ground 14, 15, 44, 45 BDGND 25, 35 Digital ground for bus interface digital supply _ BUSY 36 0 Status output. High when a conversion is in progress. BYTE 39 Byte select input. Used for 8-bit bus reading. I 0: No fold back 1: Low byte D[7:0] of the 16 most significant bits is folded back to high byte of the 16 most significant pins DB[15:8]. CONVST 40 I Convert start CS 42 I Chip select 8-Bit Bus 16-Bit Bus Data Bus BYTE = 0BYTE = 1BYTE = 0DB15 D15 (MSB) D15 (MSB) 16 0 D7 DB14 D14 17 0 D6 D14 DB13 0 D13 D5 D13 18 **DB12** 19 0 D12 D4 D12 DB11 20 0 D11 D3 D11 DB10 21 0 D10 D2 D10 DB9 22 0 D9 D1 D9 DB8 23 0 D8 D0 (LSB) D8 DB7 26 0 D7 All ones D7 DB6 27 0 D6 All ones D6 D5 DB5 28 0 All ones D5 D4 D4 DB4 29 0 All ones DB3 80 0 D3 All ones D3 DB2 0 D2 All ones D2 31 DB1 32 0 D1 D1 All ones DB0 33 0 D0 (LSB) All ones D0 (LSB) –IN 7 Т Inverting input channel +IN 6 Non inverting input channel I NC 3 _ No connection REFIN 1 I Reference input REFM 47, 48 I Reference ground REFOUT 0 Reference output. Add 1 µF capacitor between the REFOUT pin and REFM pin when internal ref-2 erence is used. RESET Current conversion will be aborted and output latches are cleared (set to zeros) when this pin is as-38 I serted low. RESET works independantly of CS. RD 41 I Synchronization pulse for the parallel output. 4, 9, 10, 13, +VA Analog power supplies, 5-V dc _ 43, 46 +VBD 24, 34, 37 _ Digital power supply for bus


TERMINAL FUNCTIONS



SLAS376A- DECEMBER 2002 - FEBRUARY 2003




†Signal internal to device





SLAS376A- DECEMBER 2002 - FEBRUARY 2003






†Signal internal to device

Figure 2. Timing for Conversion and Acquisition Cycles With CS Toggling, RD Tied to BDGND


SLAS376A- DECEMBER 2002 - FEBRUARY 2003



†Signal internal to device

Figure 3. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling

SLAS376A- DECEMBER 2002 - FEBRUARY 2003



†Signal internal to device

Figure 4. Timing for Conversion and Acquisition Cycles With CS and RD Tied to BDGND—Auto Read

SLAS376A- DECEMBER 2002 - FEBRUARY 2003





Figure 5. Detailed Timing for Read Cycles




SLAS376A- DECEMBER 2002 - FEBRUARY 2003



TYPICAL CHARACTERISTICS[†]

[†] At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 1.25 MHz (unless otherwise noted)






TYPICAL CHARACTERISTICS[†]

[†] At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 1.25 MHz (unless otherwise noted)






TYPICAL CHARACTERISTICS[†]

† At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and fsample = 1.25 MHz (unless otherwise noted)



SLAS376A- DECEMBER 2002 - FEBRUARY 2003




TYPICAL CHARACTERISTICS[†]

[†] At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 1.25 MHz (unless otherwise noted)




SLAS376A- DECEMBER 2002 - FEBRUARY 2003



TYPICAL CHARACTERISTICS[†]

[†] At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 1.25 MHz (unless otherwise noted)






TYPICAL CHARACTERISTICS[†]

[†] At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 1.25 MHz (unless otherwise noted)



SLAS376A- DECEMBER 2002 - FEBRUARY 2003



[†] At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 1.25 MHz (unless otherwise noted)



APPLICATION INFORMATION

MICROPROCESSOR INTERFACING

ADS8401 to 8-Bit Microprocessor Interface

Figure 32 shows a parallel interface between the ADS8401 and a typical micro controller using the 8-bit data bus.

The BUSY signal is used as a falling-edge interrupt to the microprocessor.




Figure 32. ADS8401 Application Circuitry (using external reference)




Figure 33. Use Internal Reference



PRINCIPLES OF OPERATION

The ADS8401 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See Figure 32 for the application circuit for the ADS8401.

The conversion clock is generated internally. The conversion time of 630 ns is capable of sustaining a 1.25-MHz throughput.

The analog input is provided to two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8401 can operate with an external 4.096-V reference for a corresponding full-scale range of 4.096 V. When internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with an 0.1 μ F decoupling capacitor and 1 μ F storage capacitor between pin 2 (REFOUT) and pins 47 and 48 (REFM) (see Figure 33). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected (floating) if external reference is used.

ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array. The voltage on the –IN input is limited between –0.2 V and 0.2 V, allowing the input to reject small signals which are common to both the +IN and –IN inputs. The +IN input has a range of -0.2 V to V_{ref} + 0.2 V. The input span (+IN – (–IN)) is limited to 0 V to V_{ref}.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8401 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25 pF) to an 16-bit settling level within the acquisition time (150 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 G Ω .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used.

Care should be taken to ensure that the output impedance of the sources driving +IN and –IN inputs are matched. If this is not observed, the two inputs could have different setting time. This may result in offset error, gain error and linearity error which changes with temperature and input voltage.

When the converter enters the hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array.

DIGITAL INTERFACE

Timing And Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8401 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.



PRINCIPLES OF OPERATION

Timing And Control (continued)

Conversions are initiated by bringing the CONVST pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the CONVST pin can be brought high), while CS is low. The ADS8401 switches from the sample to the hold mode on the falling edge of the CONVST command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high immediately following CONVST going low. BUSY stays high through the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when \overline{CS} is tied low or starts with the falling edge of \overline{CS} when BUSY is low.

Both \overline{RD} and \overline{CS} can be high during and before a conversion with one exception (\overline{CS} must be low when \overline{CONVST} goes low to initiate a conversion). Both the \overline{RD} and \overline{CS} pins are brought low in order to enable the parallel output bus with the conversion.

Reading Data

The ADS8401 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when \overline{CS} and \overline{RD} are both low. There is a minimal quiet zone requirement around the falling edge of \overline{CONVST} . This is 100 ns prior to the falling edge of \overline{CONVST} and 40 ns after the falling edge. No data read should attempted within this zone. Any other combination of \overline{CS} and \overline{RD} sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

DESCRIPTION	ANALOG VALUE		
FULL SCALE RANGE	V _{ref}	DIGITAL OUTPUT STRAIGHT BIN	
Least significant bit (LSB)	V _{ref} /65536	BINARY CODE	HEX CODE
Full scale	V _{ref} – 1 LSB	1111 1111 1111 1111	FFFF
Midscale	V _{ref} /2	1000 0000 0000 0000	8000
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	0111 1111 1111 1111	7FFF
Zero	0 V	0000 0000 0000 0000	0000

 Table 1. Ideal Input Voltages and Output Codes

The output data is a full 16-bit word (D15–D0) on DB15–DB0 (MSB–LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high. When BYTE is high, the low bits (D7–D0) will appear on pins DB15–D8.

These multiword read operations can be done with multiple active RD (toggling) or with RD tied low for simplicity.

DVTE	DATA READ OUT			
BYTE	DB15–DB8	DB7–DB0		
High	D7-D0	All one's		
Low	D15–D8	D7–D0		



PRINCIPLES OF OPERATION

RESET

RESET is an asynchronous active low input signal (that works independently of \overline{CS}). Minimum RESET low time is 20 ns. Current conversion will be aborted no later than 50 ns after the converter is in the reset mode. In addition, all output latches are cleared (set to zero's) after RESET. The converter goes back to normal operation mode no later than 20 ns after RESET input is brought high.

The converter will start the first sampling period 20 ns after the rising edge of RESET. Any sampling period except for the one immediately after a RESET is started with the falling edge of the previous BUSY signal or the falling edge of CS whichever is later.

POWER-ON INITIALIZATION

One good $\overline{\text{RESET}}$ followed by three conversion cycles must be given to the converter after powerup to ensure proper operation. The first $\overline{\text{RESET}}$ after all supply power on can be issued once the power (+V_A and +V_{BD}) reaches 95% of its minimum value.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8401 circuitry.

As the ADS8401 offers single-supply operation, it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n *windows* in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8401 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1- μ F bypass capacitor and a 1- μ F storage capacitor are recommended from pin 1 (REFIN) directly to pin 48 (REFM). REFM and AGND should be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8401 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 2 for the placement of the capacitor. In addition, a 1- μ F to 10- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.



PRINCIPLES OF OPERATION

Table 2. Power Supply Decoupling Capacitor Placement


POWER SUPPLY PLANE			
SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
Pin pairs that require shortest path to decoupling capacitors	(4,5), (8,9), (10,11), (13,15), (43,44), (45,46)	(24,25), (34, 35)	
Pins that require no decoupling	12, 14	37	



PFB (S-PQFP-G48)

MECHANICAL DATA

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-026

MECHANICAL DATA

MTQF019A – JANUARY 1995 – REVISED JANUARY 1998

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated