DATA SHEET

74LV86Quad 2-input EXCLUSIVE-OR gate

Product specification Supersedes data of 1997 Feb 03 IC24 Data Handbook





Quad 2-input EXCLUSIVE-OR gate

74LV86

FEATURES

- Wide Operating voltage: 1.0 to 5.5 V
- Optimized for low voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Output capability: standard
- I_{CC} category: SSI

DESCRIPTION

The 74LV86 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT86.

The 74LV86 provides the 2-input EXCLUSIVE-OR function.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay nA, nB to nY	$C_L = 15 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	11	ns
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per gate	$V_I = GND$ to V_{CC}^1	30	pF


NOTE:

 $\begin{array}{l} \mathsf{P_D} = \mathsf{C_{PD}} \times \mathsf{V_{CC}}^2 \times \mathsf{f_i} + \sum \left(\mathsf{C_L} \times \mathsf{V_{CC}}^2 \times \mathsf{f_o} \right) \, \mathsf{where:} \\ \mathsf{f_i} = \mathsf{input} \, \mathsf{frequency} \, \mathsf{in} \, \mathsf{MHz;} \, \mathsf{C_L} = \mathsf{output} \, \mathsf{load} \, \mathsf{capacitance} \, \mathsf{in} \, \mathsf{pF;} \\ \mathsf{f_o} = \mathsf{output} \, \mathsf{frequency} \, \mathsf{in} \, \mathsf{MHz;} \, \mathsf{V_{CC}} = \mathsf{supply} \, \mathsf{voltage} \, \mathsf{in} \, \mathsf{V;} \\ \sum \left(\mathsf{C_L} \times \mathsf{V_{CC}}^2 \times \mathsf{f_o} \right) = \mathsf{sum} \, \mathsf{of} \, \mathsf{the} \, \mathsf{outputs.} \end{array}$


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	-40°C to +125°C	74LV86 N	74LV86 N	SOT27-1
14-Pin Plastic SO	-40°C to +125°C	74LV86 D	74LV86 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +125°C	74LV86 DB	74LV86 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV86 PW	74LV86PW DH	SOT402-1

PIN CONFIGURATION



LOGIC SYMBOL (IEEE/IEC)



 C_{PD} is used to determine the dynamic power dissipation (P $_{D}$ in $\mu W)$


Quad 2-input EXCLUSIVE-OR gate

74LV86

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 4, 9, 12	1A – 4A	Data inputs
2, 5, 10, 13	1B – 4B	Data inputs
3, 6, 8, 11	1Y – 4Y	Data outputs
7	GND	Ground (0 V)
14	V _{CC}	Positive supply voltage

LOGIC SYMBOL



FUNCTION TABLE


INP	OUTPUTS	
nA	nY	
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

NOTES:

H = HIGH voltage level

L = LOW voltage level

LOGIC DIAGRAM (ONE GATE)



RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	$\begin{array}{c} V_{CC} = 1.0 \text{V to } 2.0 \text{ V} \\ V_{CC} = 2.0 \text{V to } 2.7 \text{ V} \\ V_{CC} = 2.7 \text{V to } 3.6 \text{ V} \\ V_{CC} = 3.6 \text{V to } 5.5 \text{ V} \end{array}$			500 200 100 50	ns/V

NOTE:

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
± I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
± I _{OK}	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
± I _O	DC output source or sink current – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
± I _{GND} , ± I _{CC}	DC V _{CC} or GND current for types with – standard outputs		50	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
 device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
 absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{1.} The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5 V.

Quad 2-input EXCLUSIVE-OR gate

74LV86

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	1
		V _{CC} = 1.2 V	0.9			0.9		
V _{IH}	HIGH level Input	V _{CC} = 2.0 V	1.4			1.4		V
VIН	voltage	V _{CC} = 2.7 to 3.6 V	2.0			2.0]
		V _{CC} = 4.5 to 5.5 V	0.7 * V _{CC}			0.7 * V _{CC}		1
		V _{CC} = 1.2 V			0.3		0.3	
$V_{\rm IL}$	LOW level Input	V _{CC} = 2.0 V			0.6		0.6	V
۷IC	voltage	V _{CC} = 2.7 to 3.6 V			0.8		0.8] `
		$V_{CC} = 4.5 \text{ to } 5.5$			0.3 * V _{CC}		0.3 * V _{CC}	
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$		1.2				
	LUGILLA CALANTANA	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8		
V_{OH}	HIGH level output voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.5	2.7		2.5		V
	l venage, an earpaie	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.8	3.0		2.8		1
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	4.3	4.5		4.3		
V _{OH}	HIGH level output voltage;	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V
V OH	STANDARD outputs	$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 12\text{mA}$	3.60	4.20		3.50		
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0				
	LOW level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V_{OL}	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	V
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V _{OL}	LOW level output voltage;	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V
VOL	STANDARD outputs	$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.35	0.55		0.65] `
IĮ	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μА
I _{CC}	Quiescent supply current; SSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		40	μА
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V; } V_{I} = V_{CC} - 0.6 \text{ V}$			500		850	μА

AC CHARACTERISTICS

GND = 0V; $t_r = t_f \le$ 2.5ns; $C_L =$ 50pF; $R_L =$ 1K Ω

			CONDITION		LIMITS								
SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	40 to +85 °	С	-40 to +125 °C		UNIT				
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX					
			1.2		70								
				2.0		24	32		41				
t _{PHL} /t _{PLH}	Propagation delay nA, nB to nY	Propagation delay nA. nB to nY	nA. nB to nY Figure 1	Figure 1	Figure 1	Figure 1	2.7		18	24		30	ns
	,		3.0 to 3.6		13 ²	19		24					
			4.5 to 5.5			16		20					

NOTES:

^{1.} All typical values are measured at $T_{amb} = 25$ °C.

^{1.} Unless otherwise stated, all typical values are measured at $T_{amb} = 25^{\circ}C$. 2. Typical values are measured at $V_{CC} = 3.3 \text{ V}$.

Quad 2-input EXCLUSIVE-OR gate

74LV86

AC WAVEFORMS

$$\begin{split} &V_M = 1.5 \text{ V at } V_{CC} \geq 2.7 \text{ V and} \leq 3.6 \text{ V}; \\ &V_M = 0.5 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V and} \geq 4.5 \text{ V}; \end{split}$$

 $\mbox{V}_{\mbox{OL}}$ and $\mbox{V}_{\mbox{OH}}$ are the typical output voltage drop that occur with the output load.




Figure 1. Input (nA, nB) to output (nY) propagation delays and the output transition times.

TEST CIRCUIT





Figure 2. Load circuitry for switching times.

Quad 2-input EXCLUSIVE-OR gate

74LV86

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11	

Quad 2-input EXCLUSIVE-OR gate

74LV86

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	o°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB			-95-01-23- 97-05-22	

Quad 2-input EXCLUSIVE-OR gate

74LV86

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT337-1		MO-150AB			95-02-04 96-01-18


Quad 2-input EXCLUSIVE-OR gate


74LV86


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm


SOT402-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT402-1		MO-153			94-07-12 95-04-04

Quad 2-input EXCLUSIVE-OR gate

74LV86

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-04415

Let's make things better.

Philips Semiconductors



