# DATA SHEET

## 74LV164

8-bit serial-in/parallel-out shift register

Product specification Supersedes data of 1997 Mar 28 IC24 Data Handbook





### 8-bit serial-in/parallel-out shift register

74LV164

#### **FEATURES**

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7V and V<sub>CC</sub> = 3.6V
- $\bullet$  Typical V<sub>OLP</sub> (output ground bounce) < 0.8V @ V<sub>CC</sub> = 3.3V,  $T_{amb}$  = 25°C
- Typical  $V_{OHV}$  (output  $V_{OH}$  undershoot) > 2V @  $V_{CC}$  = 3.3V,  $T_{amb}$  = 25°C
- Gated serial data inputs
- Asynchronous master reset
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **DESCRIPTION**

The 74LV164 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC/HCT164.

The 74LV164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs ( $D_{sa}$  or  $D_{sb}$ ); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into  $Q_0$ , which is the logical AND of the two data inputs ( $D_{sa}$ ,  $D_{sb}$ ) that existed one set-up time prior to the rising clock edge.

A LOW on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

#### **QUICK REFERENCE DATA**

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Q <sub>n</sub> MR to Q <sub>n</sub>	C <sub>L</sub> = 15pF V <sub>CC</sub> = 3.3V	12 12	ns
f <sub>max</sub>	Maximum clock frequency	1	78	MHz
C <sub>I</sub>	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per gate	V <sub>CC</sub> = 3.3V Notes 1 and 2	40	pF

#### NOTES:

#### **ORDERING INFORMATION**

<u> </u>				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	–40°C to +125°C	74LV164 N	74LV164 N	SOT27-1
14-Pin Plastic SO	-40°C to +125°C	74LV164 D	74LV164 D	SOT108-1
14-Pin Plastic SSOP Type II	–40°C to +125°C	74LV164 DB	74LV164 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV164 PW	74LV164PW DH	SOT402-1


<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacitance in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

<sup>2.</sup> The condition is  $V_I = GND$  to  $V_{CC}$ 


### 8-bit serial-in/parallel-out shift register

74LV164

#### **PIN CONFIGURATION**




#### LOGIC SYMBOL



#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1,2	D <sub>sa</sub> , D <sub>sb</sub>	Data inputs
3, 4, 5, 6, 10, 11, 12, 13	Q <sub>0</sub> to Q <sub>7</sub>	Outputs
7	GND	Ground (0V)
8	СР	Clock input (LOW-to-HIGH, edge-trig- gered)
9	MR	Master reset input (active LOW)
14	V <sub>CC</sub>	Positive supply voltage


### LOGIC SYMBOL (IEEE/IEC)



### 8-bit serial-in/parallel-out shift register

74LV164

#### **FUNCTIONAL DIAGRAM**



#### **FUNCTION TABLE**

OPERATING		INP	UTS	OUTPUTS		
MODES	MR	СР	D <sub>sa</sub>	D <sub>sb</sub>	Q <sub>0</sub>	Q <sub>1</sub> – Q <sub>7</sub>
Reset (clear)	L	Х	Х	Х	L	L-L
Shift	ннн	$\uparrow \uparrow \uparrow \uparrow \uparrow$	h h	- h - h	LLH	q <sub>0</sub> – q <sub>6</sub> q <sub>0</sub> – q <sub>6</sub> q <sub>0</sub> – q <sub>6</sub> q <sub>0</sub> – q <sub>6</sub>

Н = HIGH voltage level

HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

LOW voltage level

LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Lower case letter indicates the state of referenced input one set-up time prior to the LOW-to-HIGH CP transition

LOW-to-HIGH clock transition

#### ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
±I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
±lok	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±ΙΟ	DC output source or sink current  – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with –standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
Ртот	Power dissipation per package  -plastic DIL  -plastic mini-pack (SO)  -plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$ $V_{CC} = 3.6V \text{ to } 5.5V$	- - -	- - - -	500 200 100 50	ns/V

#### NOTES:

1. The LV is guaranteed to function down to  $V_{CC} = 1.0V$  (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC} = 1.2V$  to  $V_{CC} = 5.5V$ .

### 8-bit serial-in/parallel-out shift register

74LV164

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

					LIMITS			
VIII	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2V	0.9			0.9		
\/	HIGH level Input	V <sub>CC</sub> = 2.0V	1.4			1.4		1 ~
VIH	voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			2.0		1
		V <sub>CC</sub> = 4.5 to 5.5V	0.7*V <sub>CC</sub>			0.7*V <sub>CC</sub>		1
		V <sub>CC</sub> = 1.2V			0.3		0.3	
VIL	LOW level Input	V <sub>CC</sub> = 2.0V			0.6		0.6	]
V IL	voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8		0.8	]
		V <sub>CC</sub> = 4.5 to 5.5			0.3*V <sub>CC</sub>		0.3*V <sub>CC</sub>	1
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2				
	LUGILLA CALANTANA	$V_{CC} = 2.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 100\mu A$	1.8	2.0		1.8		]
V <sub>OH</sub>	HIGH level output voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$				2.5		\ \
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.8	3.0		2.8		]
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	$r V_{IL;} -I_O = 100 \mu A$ 4.3			4.3		1
V <sub>OH</sub>	HIGH level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V
V OH	STANDARD outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 12\text{mA}$	3.60	4.20		3.50		
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0				]
	LOW level output	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	
$V_{OL}$	voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	V
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	_
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	
V <sub>OL</sub>	LOW level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V
V OL	STANDARD outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.35	0.55		0.65	
II	Input leakage current	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND			1.0		1.0	μА
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 5.5V; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0$			20.0		160	μА
Δl <sub>CC</sub>	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$			500		850	μΑ

5

#### NOTES:

<sup>1.</sup> All typical values are measured at  $T_{amb} = 25$  °C.

### 8-bit serial-in/parallel-out shift register

74LV164

#### **AC CHARACTERISTICS**

 $GND = 0V; \ t_f = t_f \leq 2.5 ns; \ C_L = 50 pF; \ R_L = 1 K\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	CONDITION		LIMITS 40 to +85 °	°C	LIN -40 to	IITS +125 °C	UNIT	
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX		
			1.2	-	75	-	-	-		
			2.0	<u> </u>	26	39	-	49		
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Q <sub>n</sub>	Figure 1	2.7	-	19	29	-	36	ns	
	Or to Qn		3.0 to 3.6		14 <sup>2</sup>	23	-	29		
			4.5 to 5.5	-	12 <sup>2</sup>	19	-	24		
			1.2	-	75	-	-	-		
			2.0	-	26	39	-	49		
t <sub>PHL</sub>	Propagation delay MR to Q <sub>n</sub>	Figure 2	2.7	-	19	29	-	36	ns	
	I WITC TO SEN		3.0 to 3.6	_	14 <sup>2</sup>	23	-	29		
			4.5 to 5.5	_	12 <sup>2</sup>	19	-	24		
			2.0	34	9	-	41	-		
	Clock pulse width	Figure 1	2.7	25	6	-	30	-	no	
t <sub>W</sub>	HIGH to LOW	Figure 1	3.0 to 3.6	20	5 <sup>2</sup>	-	24	-	ns	
			4.5 to 5.5	13	4 <sup>2</sup>		16			
			2.0	34	10	-	41	-		
	Master reset pulse	Figure 2	2.7	25	8	-	30	-	ne	
t₩	width; LOW	Figure 2	3.0 to 3.6	20	6 <sup>2</sup>	-	24	-	ns	
			4.5 to 5.5	13	5 <sup>2</sup>		16			
			1.2	_	30	-	-	-		
			2.0	19	10	-	24	-		
t <sub>rem</sub>	Removal time MR to CP	Figure 2	2.7	14	8	-	18	-	ns	
	Will to 0.		3.0 to 3.6	11	6 <sup>2</sup>	-	14	-	1	
			4.5 to 5.5	8	5 <sup>2</sup>		10			
			1.2	-	15	-	-	-		
			2.0	22	5	-	26	-		
t <sub>su</sub>	Set-up time D <sub>sa</sub> , D <sub>sb</sub> to CP	Figure 3	2.7	16	4	-	19	-	ns	
	Sa, S <sub>SD</sub> to or		3.0 to 3.6	13	3 <sup>2</sup>	-	15	-		
			4.5 to 5.5	9	2 <sup>2</sup>		10			
			1.2	-	-10	-	-	-		
			2.0	5	-3	-	5	-		
t <sub>h</sub>	Hold time D <sub>sa</sub> , D <sub>sb</sub> to CP	Figure 3	2.7	5	-2	-	5	-	ns	
	- sa, -sp		3.0 to 3.6	5	-2 <sup>2</sup>	_	5	-		
			4.5 to 5.5	5	-1 <sup>2</sup>		5			
			2.0	14	40	-	12	-		
f	Maximum clock	Figure 1	2.7	19	58	-	16	-	MHz	
f <sub>max</sub>	pulse frequency	Figure 1	3.0 to 3.6	24	70 <sup>2</sup>	-	20	-		
			4.5 to 5.5	36	100 <sup>2</sup>		30			

#### NOTE:

<sup>1.</sup> Unless otherwise stated, all typical values are at  $T_{amb}$  = 25°C.

<sup>2.</sup> Typical value measured at  $V_{CC}$  = 3.3V.

<sup>3.</sup> Typical value measured at  $V_{CC}$  = 5.0V.

### 8-bit serial-in/parallel-out shift register

74LV164

#### **AC WAVEFORMS**

 $V_{M} = 1.5V$  at  $V_{CC} \ge 2.7V \le 3.6V$ 

 $V_{M}$  = 0.5V \*  $V_{CC}$  at  $V_{CC}$  < 2.7V and  $\geq$  4.5V

 $\mathsf{V}_{OL}$  and  $\mathsf{V}_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. The clock (CP) to output (Q<sub>n</sub>) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency




Figure 2. The master reset ( $\overline{MR}$ ) pulse width, the master reset to output ( $Q_n$ ) propagation delay and the master reset to clock (CP) removal time




Figure 3. Data set-up and hold times for the  $\mathbf{D}_{\mathbf{n}}$  inputs

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### **TEST CIRCUIT**





Figure 4. Load circuitry for switching times

### 8-bit serial-in/parallel-out shift register

74LV164

#### DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA			<del>92-11-17</del> 95-03-11	

### 8-bit serial-in/parallel-out shift register

74LV164

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039	0.057 0.049	0.01		0.0098 0.0075		0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT108-1	076E06\$	MS-012AB			<del>91-08-13</del> 95-01-23	

### 8-bit serial-in/parallel-out shift register

74LV164

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	٧	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1930E DATE	
SOT337-1		MO-150AB				<del>95-02-04</del> 96-01-18	


### 8-bit serial-in/parallel-out shift register


74LV164


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1











#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	c	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	١
SOT402-1		MO-153				<del>-94-07-12</del> 95-04-04	

### 8-bit serial-in/parallel-out shift register

74LV164

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Semiconductors reserves the right to make changes at any time without notice in order to improve and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04431

Let's make things better.

Philips Semiconductors



