

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT160**

Presettable synchronous BCD decade counter; asynchronous reset

Product specification  
File under Integrated Circuits, IC06

December 1990

# Pre-settable synchronous BCD decade counter; asynchronous reset

## 74HC/HCT160

### FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Asynchronous reset
- Output capability: standard
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT160 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT160 are synchronous pre-settable decade counters which feature an internal look-ahead carry and can be used for high-speed counting.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs (Q<sub>0</sub> to Q<sub>3</sub>) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable

input ( $\overline{PE}$ ) disables the counting action and causes the data at the data inputs (D<sub>0</sub> to D<sub>3</sub>) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for  $\overline{PE}$  are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

A LOW level at the master reset input ( $\overline{MR}$ ) sets all four outputs of the flip-flops (Q<sub>0</sub> to Q<sub>3</sub>) to LOW level regardless of the levels at CP,  $\overline{PE}$ , CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q<sub>0</sub>. This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\max} = \frac{1}{t_{P(\max)} (\text{CP to TC}) + t_{\text{SU}} (\text{CEP to CP})}$$

### QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

| SYMBOL           | PARAMETER  | CONDITIONS                                       | TYPICAL |     | UNIT |
|------------------|--|--|---------|-----|------|
|                  |  |  | HC      | HCT |      |
| t <sub>PHL</sub> | propagation delay<br>CP to Q <sub>n</sub><br>CP to TC<br>$\overline{MR}$ to Q <sub>n</sub><br>$\overline{MR}$ to TC<br>CET to TC | C <sub>L</sub> = 15 pF;<br>V <sub>CC</sub> = 5 V | 19      | 21  | ns   |
|                  |  |  | 21      | 24  | ns   |
|                  |  |  | 21      | 23  | ns   |
|                  |  |  | 21      | 26  | ns   |
|                  |  |  | 14      | 14  | ns   |
| t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>n</sub><br>CP to TC<br>CET to TC   |  | 19      | 21  | ns   |
|                  |  |  | 21      | 20  | ns   |
|                  |  |  | 14      | 7   | ns   |
|                  |  |  | 61      | 31  | MHz  |
| f <sub>max</sub> | maximum clock frequency  |  |         |     |      |
| C <sub>I</sub>   | input capacitance  |  | 3.5     | 3.5 | pF   |
| C <sub>PD</sub>  | power dissipation capacitance per package  | notes 1 and 2                                    | 39      | 34  | pF   |

### Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

∑ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  
V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is  
V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

Pre-settable synchronous BCD decade counter; asynchronous reset




74HC/HCT160

ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".

PIN DESCRIPTION

| PIN NO.        | SYMBOL                           | NAME AND FUNCTION                         |
|----------------|----------------------------------|---|
| 1              | $\overline{MR}$                  | asynchronous master reset (active LOW)    |
| 2              | CP                               | clock input (LOW-to-HIGH, edge-triggered) |
| 3, 4, 5, 6     | D <sub>0</sub> to D <sub>3</sub> | data inputs                               |
| 7              | CEP                              | count enable input                        |
| 8              | GND                              | ground (0 V)                              |
| 9              | $\overline{PE}$                  | parallel enable input (active LOW)        |
| 10             | CET                              | count enable carry input                  |
| 14, 13, 12, 11 | Q <sub>0</sub> to Q <sub>3</sub> | flip-flop outputs                         |
| 15             | TC                               | terminal count output                     |
| 16             | V <sub>CC</sub>                  | positive supply voltage                   |



Pre-settable synchronous BCD decade counter; asynchronous reset

74HC/HCT160




Fig.4 Functional diagram.

FUNCTION TABLE




| OPERATING MODE       | INPUTS          |    |     |     |                 |       | OUTPUTS |     |
|----------------------|-----------------|----|-----|-----|-----------------|-------|---------|-----|
|                      | $\overline{MR}$ | CP | CEP | CET | $\overline{PE}$ | $D_n$ | $Q_n$   | TC  |
| reset (clear)        | L               | X  | X   | X   | X               | X     | L       | L   |
| parallel load        | H               | ↑  | X   | X   | l               | l     | L       | L   |
|                      | H               | ↑  | X   | X   | l               | h     | H       | (1) |
| count                | H               | ↑  | h   | h   | h               | X     | count   | (1) |
| hold<br>(do nothing) | H               | X  | l   | X   | h               | X     | $q_n$   | (1) |
|                      | H               | X  | X   | l   | h               | X     | $q_n$   | L   |

Notes

- The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH).  
 H = HIGH voltage level  
 h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition  
 L = LOW voltage level  
 l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition  
 q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition  
 X = don't care  
 ↑ = LOW-to-HIGH CP transition

# Presettable synchronous BCD decade counter; asynchronous reset

74HC/HCT160



# Presettable synchronous BCD decade counter; asynchronous reset

74HC/HCT160

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER                                 | T <sub>amb</sub> (°C) |                |                 |                 |                 |                 | UNIT            | TEST CONDITIONS        |                   |               |
|-------------------------------------|---|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------|-------------------|---------------|
|                                     |   | 74HC                  |                |                 |                 |                 |                 |                 | V <sub>CC</sub><br>(V) | WAVEFORMS         |               |
|                                     |   | +25                   |                |                 | -40 to +85      |                 | -40 to +125     |                 |                        |                   |               |
|                                     |   | min.                  | typ.           | max.            | min.            | max.            | min.            |                 |                        |                   | max.          |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>n</sub> |                       | 61<br>22<br>18 | 185<br>37<br>31 |                 | 230<br>46<br>39 |                 | 280<br>56<br>48 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 8        |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CP to TC             |                       | 69<br>25<br>20 | 215<br>43<br>31 |                 | 270<br>54<br>46 |                 | 325<br>65<br>55 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 8        |
| t <sub>PHL</sub>                    | propagation delay<br>MR to Q <sub>n</sub> |                       | 69<br>25<br>20 | 210<br>42<br>36 |                 | 265<br>53<br>45 |                 | 315<br>63<br>54 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 9        |
| t <sub>PHL</sub>                    | propagation delay<br>MR to TC             |                       | 69<br>25<br>20 | 220<br>44<br>37 |                 | 275<br>55<br>47 |                 | 330<br>66<br>56 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 9        |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>CET to TC            |                       | 47<br>17<br>14 | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 10       |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time                    |                       | 19<br>7<br>6   | 75<br>15<br>13  |                 | 95<br>19<br>16  |                 | 110<br>22<br>19 | ns                     | 2.0<br>4.5<br>6.0 | Figs 8 and 10 |
| t <sub>w</sub>                      | clock pulse width<br>HIGH or LOW          | 80<br>16<br>14        | 22<br>8<br>6   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 8        |
| t <sub>w</sub>                      | master reset pulse width<br>LOW           | 80<br>16<br>14        | 28<br>10<br>8  |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 9        |
| t <sub>rem</sub>                    | removal time<br>MR to CP                  | 100<br>20<br>17       | 30<br>11<br>9  |                 | 125<br>25<br>21 |                 | 150<br>30<br>26 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 9        |
| t <sub>su</sub>                     | set-up time<br>D <sub>n</sub> to CP       | 80<br>16<br>14        | 22<br>8<br>6   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 11       |
| t <sub>su</sub>                     | set-up time<br>PE to CP                   | 135<br>27<br>23       | 41<br>15<br>12 |                 | 170<br>34<br>29 |                 | 205<br>41<br>35 |                 | ns                     | 2.0<br>4.5<br>6.0 | Fig. 11       |

Pre-settable synchronous BCD decade  
counter; asynchronous reset

74HC/HCT160

| SYMBOL           | PARAMETER                                 | T <sub>amb</sub> (°C) |                   |      |                 |      |                 |      | UNIT | TEST CONDITIONS        |                |
|------------------|---|-----------------------|-------------------|------|-----------------|------|-----------------|------|------|------------------------|----------------|
|                  |   | 74HC                  |                   |      |                 |      |                 |      |      | V <sub>CC</sub><br>(V) | WAVEFORMS      |
|                  |   | +25                   |                   |      | -40 to +85      |      | -40 to +125     |      |      |                        |                |
|                  |   | min.                  | typ.              | max. | min.            | max. | min.            | max. |      |                        |                |
| t <sub>su</sub>  | set-up time<br>CEP, CET to CP             | 200<br>40<br>34       | 63<br>23<br>18    |      | 250<br>50<br>43 |      | 300<br>60<br>51 |      | ns   | 2.0<br>4.5<br>6.0      | Fig. 12        |
| t <sub>h</sub>   | hold time<br>D <sub>n</sub> to CP         | 0<br>0<br>0           | -17<br>-6<br>-5   |      | 0<br>0<br>0     |      | 0<br>0<br>0     |      | ns   | 2.0<br>4.5<br>6.0      | Figs 11 and 12 |
| t <sub>h</sub>   | hold time<br>$\overline{\text{PE}}$ to CP | 0<br>0<br>0           | -41<br>-15<br>-12 |      | 0<br>0<br>0     |      | 0<br>0<br>0     |      | ns   | 2.0<br>4.5<br>6.0      | Figs 11 and 12 |
| t <sub>h</sub>   | hold time<br>CEP, CET to CP               | 0<br>0<br>0           | -58<br>-21<br>-17 |      | 0<br>0<br>0     |      | 0<br>0<br>0     |      | ns   | 2.0<br>4.5<br>6.0      | Figs 11 and 12 |
| f <sub>max</sub> | maximum clock pulse<br>frequency          | 6.0<br>30<br>35       | 18<br>55<br>66    |      | 4.8<br>24<br>28 |      | 4.0<br>20<br>24 |      | MHz  | 2.0<br>4.5<br>6.0      | Fig. 8         |

---

Presettable synchronous BCD decade  
counter; asynchronous reset

---

74HC/HCT160

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT           | UNIT LOAD COEFFICIENT |
|-----------------|-----------------------|
| $\overline{MR}$ | 0.95                  |
| CP              | 0.80                  |
| CEP             | 0.25                  |
| $D_n$           | 0.25                  |
| CET             | 1.05                  |
| $\overline{PT}$ | 0.30                  |



# Presettable synchronous BCD decade counter; asynchronous reset

74HC/HCT160

**AC CHARACTERISTICS FOR 74HCT**GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL            | PARAMETER                                  | $T_{amb}$ (°C) |      |      |            |      |             | UNIT | TEST CONDITIONS |           |                |
|-------------------|--|----------------|------|------|------------|------|-------------|------|-----------------|-----------|----------------|
|                   |  | 74HCT          |      |      |            |      |             |      | $V_{CC}$<br>(V) | WAVEFORMS |                |
|                   |  | +25            |      |      | -40 to +85 |      | -40 to +125 |      |                 |           |                |
|                   |  | min.           | typ. | max. | min.       | max. | min.        |      |                 |           | max.           |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>CP to $Q_n$           |                | 25   | 43   |            | 54   |             | 65   | ns              | 4.5       | Fig. 8         |
| $t_{PHL}$         | propagation delay<br>CP to TC              |                | 28   | 48   |            | 60   |             | 72   | ns              | 4.5       | Fig. 8         |
| $t_{PLH}$         | propagation delay<br>CP to TC              |                | 23   | 39   |            | 49   |             | 59   | ns              | 4.5       | Fig. 8         |
| $t_{PHL}$         | propagation delay<br>MR to $Q_n$           |                | 27   | 50   |            | 63   |             | 75   | ns              | 4.5       | Fig. 9         |
| $t_{PHL}$         | propagation delay<br>$\overline{MR}$ to TC |                | 30   | 50   |            | 63   |             | 75   | ns              | 4.5       | Fig. 9         |
| $t_{PHL}$         | propagation delay<br>CET to TC             |                | 17   | 35   |            | 44   |             | 53   | ns              | 4.5       | Fig. 10        |
| $t_{PLH}$         | propagation delay<br>CET to TC             |                | 9    | 17   |            | 21   |             | 26   | ns              | 4.5       | Fig. 10        |
| $t_{THL}/t_{TLH}$ | output transition time                     |                | 7    | 15   |            | 19   |             | 22   | ns              | 4.5       | Figs 8 and 10  |
| $t_W$             | clock pulse width<br>HIGH or LOW           | 16             | 8    |      | 20         |      | 24          |      | ns              | 4.5       | Fig. 8         |
| $t_W$             | master reset pulse width<br>LOW            | 20             | 11   |      | 25         |      | 30          |      | ns              | 4.5       | Fig. 9         |
| $t_{rem}$         | removal time<br>MR to CP                   | 20             | 9    |      | 25         |      | 30          |      | ns              | 4.5       | Fig. 9         |
| $t_{su}$          | set-up time<br>$D_n$ to CP                 | 18             | 10   |      | 25         |      | 30          |      | ns              | 4.5       | Fig. 11        |
| $t_{su}$          | set-up time<br>$\overline{PE}$ to CP       | 30             | 18   |      | 44         |      | 53          |      | ns              | 4.5       | Fig. 11        |
| $t_{su}$          | set-up time<br>CEP, CET to CP              | 50             | 30   |      | 63         |      | 75          |      | ns              | 4.5       | Fig. 12        |
| $t_h$             | hold time<br>$D_n$ to CP                   | 0              | -8   |      | 0          |      | 0           |      | ns              | 4.5       | Figs 11 and 12 |
| $t_h$             | hold time<br>$\overline{PE}$ to CP         | 0              | -13  |      | 0          |      | 0           |      | ns              | 4.5       | Figs 11 and 12 |
| $t_h$             | hold time<br>CEP, CET to CP                | 0              | -21  |      | 0          |      | 0           |      | ns              | 4.5       | Figs 11 and 12 |
| $f_{max}$         | maximum clock pulse<br>frequency           | 16             | 28   |      | 13         |      | 11          |      | MHz             | 4.5       | Fig. 8         |

**PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".