


### 28/40-pin 8-Bit CMOS FLASH Microcontrollers

#### **Microcontroller Core Features:**

- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 8K x 14 words of FLASH Program Memory,
   Up to 368 x 8 bytes of Data Memory (RAM)
   Up to 256 x 8 bytes of EEPROM data memory
- Pinout compatible to the PIC16C73/74/76/77
  - Interrupt capability (up to 14 internal/external interrupt sources)
  - · Eight level deep hardware stack
  - · Direct, indirect, and relative addressing modes
  - Power-on Reset (POR)
  - Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
  - Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
  - · Programmable code-protection
  - · Power saving SLEEP mode
  - Selectable oscillator options
  - Low-power, high-speed CMOS FLASH/EEPROM technology
  - Fully static design
  - In-Circuit Serial Programming<sup>™</sup> via two pins
- ★ Only single 5V source needed for programming
- In-Circuit Debugging via two pins
  - Processor read/write access to program memory
  - Wide operating voltage range: 2.0V to 5.5V
  - High Sink/Source Current: 25 mA
  - Commercial and Industrial temperature ranges
  - · Low-power consumption:
    - < 2 mA typical @ 5V, 4 MHz
    - 20 μA typical @ 3V, 32 kHz
    - < 1 μA typical standby current

#### Pin Diagram




#### **Peripheral Features:**

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
- Capture is 16-bit, max. resolution is 12.5 ns, Compare is 16-bit, max. resolution is 200 ns, PWM max. resolution is 10-bit
- 10-bit multi-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI<sup>™</sup> (Master Mode) and I<sup>2</sup>C<sup>™</sup> (Master/Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
  - Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls (40/44-pin only)
  - Brown-out detection circuitry for Brown-out Reset (BOR)



#### **Pin Diagrams**



\_ \_\_\_\_

Key Features PICmicro™ Mid-Range Reference Manual (DS33023)	PIC16F873	PIC16F874	PIC16F876	PIC16F877
Operating Frequency	DC - 20 MHz			
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory	128	128	256	256
Interrupts	13	14	13	14
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3	3	3
Capture/Compare/PWM modules	2	2	2	2
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	_	PSP	_	PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Instruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions

. ..

#### **Table of Contents**

1.0	Device Overview	5
2.0	Memory Organization	11
3.0	Device Overview	29
4.0	Data EEPROM and FLASH Program Memory	
5.0	Timer0 Module	47
6.0	Timer0 Module	49
7.0	Timer2 Module	
8.0	Capture/Compare/PWM (CCP) Module(s)	55
9.0	Master Synchronous Serial Port (MSSP) Module	
10.0	Universal Synchronous Asynchronous Receiver Transmitter (USART)	105
11.0		121
12.0	Special Features of the CPU	
13.0		151
14.0		153
15.0	Electrical Characteristics	157
16.0	DC and AC Characteristics Graphs and Tables	177
17.0	Packaging Information	179
Appe	ndix A: Revision History	187
Appe	ndix B: Device Differences	
Appe	ndix C: Conversion Considerations	
Index	(	191

#### To Our Valued Customers

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

. . .


#### 1.0 DEVICE OVERVIEW

This document contains device-specific information. Additional information may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.


There a four devices (PIC16F873, PIC16F874, PIC16F876, and PIC16F877) covered by this data sheet. The PIC16F876/873 devices come in 28-pin packages and the PIC16F877/874 devices come in 40-pin packages. The 28-pin devices do not have a Parallel Slave Port implemented.

The following two figures are device block diagrams sorted by pin number; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.

FIGURE 1-1: PIC16F873 AND PIC16F876 BLOCK DIAGRAM



. ..



PIC16F874 AND PIC16F877 BLOCK DIAGRAM FIGURE 1-2:

**TABLE 1-1** PIC16F873 AND PIC16F876 PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	ı	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP/THV	1	1	I/P	ST	Master clear (reset) input or programming voltage input or high voltage test mode control. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	2	2	I/O	TTL	RA0 can also be analog input0
RA1/AN1	3	3	I/O	TTL	RA1 can also be analog input1
RA2/AN2/VREF-	4	4	I/O	TTL	RA2 can also be analog input2 or negative analog reference voltage
RA3/AN3/VREF+	5	5	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage
RA4/T0CKI	6	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/SS/AN4	7	7	I/O	TTL	RA5 can also be analog input4 or the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software
				(0-(1)	programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.
RB1	22	22	I/O	TTL	
RB2 RB3/PGM	23 24	23 24	I/O I/O	TTL TTL	PP2 can also be the law voltage programming input
RB4	25	24 25	I/O	TTL	RB3 can also be the low voltage programming input Interrupt on change pin.
RB5	26	25 26	I/O	TTL	Interrupt on change pin.
RB6/PGC	27	27	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin or In-Circuit Debugger pin. Serial
					programming clock.
RB7/PGD	28	28	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin or In-Circuit Debugger pin. Serial programming data.
	l				PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI/CCP2	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	16	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	17	17	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	18	18	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.
VDD	20	20	Р	_	Positive supply for logic and I/O pins.
Legend: L = innut	O = outr		1/0	innut/outnut	P - nower

Legend: I = input

O = output — = Not used I/O = input/output TTL = TTL input

P = power ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
  2: This buffer is a Schmitt Trigger input when used in serial programming mode.
  3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

TABLE 1-2 PIC16F874 AND PIC16F877 PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description		
OSC1/CLKIN	13	14	30	ı	ST/CMOS <sup>(4)</sup>	Oscillator crystal input/external clock source input.		
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.		
MCLR/VPP/THV	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input or high voltage test mode control. This pin is an active low reset to the device.		
						PORTA is a bi-directional I/O port.		
RA0/AN0	2	3	19	I/O	TTL	RA0 can also be analog input0		
RA1/AN1	3	4	20	I/O	TTL	RA1 can also be analog input1		
RA2/AN2/VREF-	4	5	21	I/O	TTL	RA2 can also be analog input2 or negative analog reference voltage		
RA3/AN3/VREF+	5	6	22	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage		
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/ counter. Output is open drain type.		
RA5/SS/AN4	7	8	24	I/O	TTL	RA5 can also be analog input4 or the slave select for the synchronous serial port.		
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.		
RB0/INT	33	36	8	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.		
RB1	34	37	9	I/O	TTL			
RB2	35	38	10	I/O	TTL			
RB3/PGM	36	39	11	I/O	TTL	RB3 can also be the low voltage programming input		
RB4	37	41	14	I/O	TTL	Interrupt on change pin.		
RB5	38	42	15	I/O	TTL	Interrupt on change pin.		
RB6/PGC	39	43	16	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin or In-Circuit Debugger pin. Serial programming clock.		
RB7/PGD	40	44	17	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin or In-Circuit Debugger pin. Serial programming data.		
Legend: I = input	O = OI	itnut		I/O - in	put/output	P = power		

Legend: I = input O = output I/O = input/output P = power

— = Not used TTL = TTL input ST = Schmitt Trigger input

D 1:

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

<sup>2:</sup> This buffer is a Schmitt Trigger input when used in serial programming mode.

<sup>3:</sup> This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

<sup>4:</sup> This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

PIC16F874 AND PIC16F877 PINOUT DESCRIPTION (Cont.'d) **TABLE 1-2** 

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	24	26	43	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
						PORTD is a bi-directional I/O port or parallel slave port
RD0/PSP0	19	21	38	I/O	ST/TTL <sup>(3)</sup>	when interfacing to a microprocessor bus.
RD1/PSP1	20	22	39	1/0	ST/TTL <sup>(3)</sup>	
RD2/PSP2	21	23	40	1/0	ST/TTL <sup>(3)</sup>	
RD3/PSP3	22	24	41	1/0	ST/TTL <sup>(3)</sup>	
RD4/PSP4	27	30	2	1/0	ST/TTL <sup>(3)</sup>	
RD5/PSP5	28	31	3	1/0	ST/TTL <sup>(3)</sup>	
RD6/PSP6	29	32	4	1/0	ST/TTL <sup>(3)</sup>	
RD7/PSP7	30	33	5	1/0	ST/TTL <sup>(3)</sup>	
						PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25	I/O	ST/TTL <sup>(3)</sup>	RE0 can also be read control for the parallel slave port, or analog input5.
RE1/WR/AN6	9	10	26	I/O	ST/TTL <sup>(3)</sup>	RE1 can also be write control for the parallel slave port, or analog input6.
RE2/CS/AN7	10	11	27	I/O	ST/TTL <sup>(3)</sup>	RE2 can also be select control for the parallel slave port, or analog input7.
Vss	12,31	13,34	6,29	Р	_	Ground reference for logic and I/O pins.
VDD	11,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
NC	_	1,17,28, 40	12,13, 33,34		_	These pins are not internally connected. These pins should be left unconnected.

Legend: I = input

O = output — = Not used I/O = input/output TTL = TTL input

P = power ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
  3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

NOTES:

#### 2.0 MEMORY ORGANIZATION

There are three memory blocks in each of these PIC-micros. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The EEPROM data memory block is detailed in Section 4.0.

Additional information on device memory may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

#### 2.1 <u>Program Memory Organization</u>

The PIC16F87X PICmicros have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16F877/876 devices have 8K x 14 words of FLASH program memory and the PIC16F873/874 devices have 4K x 14. Accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PIC16F877/876 PROGRAM MEMORY MAP AND STACK





FIGURE 2-2: PIC16F874/873 PROGRAM MEMORY MAP AND STACK



#### 2.2 <u>Data Memory Organization</u>

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1 RP0 (STATUS<6:5>)

=  $00 \rightarrow Bank0$ 

=  $01 \rightarrow Bank1$ 

=  $10 \rightarrow Bank2$ 

=  $11 \rightarrow Bank3$ 

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access.

**Note:** EEPROM Data Memory description can be found in Section 7.0 of this Data Sheet

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR.

. ...

FIGURE 2-3: PIC16F877/876 REGISTER FILE MAP

						,	File Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD (1)	08h	TRISD (1)	88h		108h		188h
PORTE (1)	09h	TRISE (1)	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General Purpose	117h	General Purpose	197h
RCSTA	18h	TXSTA	98h	Register	118h	Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes	1051	General Purpose Register 80 Bytes	1EFh
Jo Dytes	7Fh	accesses 70h-7Fh	EFh F0h FFh	accesses 70h-7Fh	16Fh 170h 17Fh	accesses 70h - 7Fh	1F0h
Bank 0	7111	Bank 1	1 1 11	Bank 2	. , , , ,	Bank 3	

Unimplemented data memory locations, read as '0'. Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.

2: These registers are reserved, maintain these registers clear.

FIGURE 2-4: PIC16F874/873 REGISTER FILE MAP

						A	File Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD (1)	08h	TRISD (1)	88h		108h		188h
PORTE (1)	09h	TRISE (1)	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dł
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah	G. 2.1.5	9Ah				
CCPR2L	1Bh		9Bh				
CCPR2H	1Ch		9Ch				
CCP2CON	1Dh		9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh				
	20h		A0h		120h		1A0h
General Purpose Register		General Purpose Register		accesses 20h-7Fh		accesses A0h - FFh	
96 Bytes		96 Bytes		20117111	16Fh 170h	7,011	1EFh 1F0h
Bank 0	7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FFh

Unimplemented data memory locations, read as '0'.

Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.
2: These registers are reserved, maintain these registers clear.

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is give in Table 2-1.

The special function registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in that peripheral feature section.

\_ \_\_\_\_

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
		•	•		Ва	nk 0					
00h <sup>(4)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to a	address data	memory (n	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)		0000 0000	0000 0000					
03h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(4)</sup>	FSR	Indirect data	a memory ac	ldress pointe	r					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	PORTA Dat	a Latch when	written: POF	RTA pins wh	en read		0x 0000	0u 0000
06h	PORTB	PORTB Dat	a Latch whe	n written: PC	RTB pins wh	en read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Dat	ta Latch whe	n written: PC	ORTC pins wh	en read				xxxx xxxx	uuuu uuuu
08h <sup>(5)</sup>	PORTD	PORTD Dat	ta Latch whe	n written: PC	ORTD pins wh	en read				xxxx xxxx	uuuu uuuu
09h <sup>(5)</sup>	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer	for the upper	5 bits of the	e Program (	Counter	0 0000	0 0000
0Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	_	(6)	_	EEIF	BCLIF	_	_	CCP2IF	-r-0 00	-r-0 00
0Eh	TMR1L	Holding regi	dolding register for the Least Significant Byte of the 16-bit TMR1 register						xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding regi	ister for the I	Most Significa	ant Byte of the	e 16-bit TMR	1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	s Serial Port	Receive Bu	ffer/Transmit I	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	SB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (N	MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tran	nsmit Data R	egister						0000 0000	0000 0000
1Ah	RCREG	USART Red	USART Receive Data Register							0000 0000	0000 0000
1Bh	CCPR2L	Capture/Co	Capture/Compare/PWM Register2 (LSB)							xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	Capture/Compare/PWM Register2 (MSB)							xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRESH	A/D Result I	Register Hig	h Byte						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose

contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.
- 4: These registers can be addressed from any bank.
- 5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6: PIR2<6> and PIE2<6> are reserved on these devices, always maintain these bits clear.

D 1:

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 1											
80h <sup>(4)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to a	ddress data	memory (n	ot a physica	l register)	0000 0000	0000 0000
81h	OPTION_RE G	RBPU	INTEDG	PS0	1111 1111	1111 1111					
82h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)		0000 0000	0000 0000					
83h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(4)</sup>	FSR	Indirect data	a memory ad	dress pointe	r					xxxx xxxx	uuuu uuuu
85h	TRISA	-	_	PORTA Dat	a Direction Re	egister				11 1111	11 1111
86h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Dat	ta Direction F	Register						1111 1111	1111 1111
88h <sup>(5)</sup>	TRISD	PORTD Dat	a Direction F	Register						1111 1111	1111 1111
89h <sup>(5)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ata Direction	Bits	0000 -111	0000 -111
8Ah <sup>(1,4)</sup>	PCLATH		_	1	Write Buffer	for the uppe	r 5 bits of th	e Program (	Counter	0 0000	0 0000
8Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE <sup>(3)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	-	(6)	I	EEIE	BCLIE	_	_	CCP2IE	-r-0 00	-r-0 00
8Eh	PCON	_	_	ı	_	_	_	POR	BOR	dd	uu
8Fh	_	Unimpleme	nted							_	_
90h	_	Unimpleme	nted							_	_
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	s Serial Port	(I <sup>2</sup> C mode)	Address Regi	ster				0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	_	Unimpleme	nted							_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate (	Generator Re	egister						0000 0000	0000 0000
9Ah	_	Unimpleme	Unimplemented							_	_
9Bh	_	Unimpleme	Jnimplemented								_
9Ch	_	Unimpleme	Unimplemented								_
9Dh	_	Unimpleme	nted							_	_
9Eh	ADRESL	A/D Result I	Register Low	Byte						xxxx xxxx	uuuu uuuu
9Fh	ADCON1	ADFM	_	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose

contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.
- 4: These registers can be addressed from any bank.
- 5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6: PIR2<6> and PIE2<6> are reserved on these devices, always maintain these bits clear.

D 1:

#### TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 2											
100h <sup>(4)</sup>	INDF	Addressing	this location	ıl register)	0000 0000	0000 0000					
101h	TMR0	Timer0 mod	lule's registe		xxxx xxxx	uuuu uuuu					
102h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)		0000 0000	0000 0000					
103h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h <sup>(4)</sup>	FSR	Indirect data	a memory ad	dress pointe	r			l .		xxxx xxxx	uuuu uuuu
105h	_	Unimpleme	nted							_	_
106h	PORTB	PORTB Dat	a Latch whe	n written: PC	RTB pins who	en read				xxxx xxxx	uuuu uuuu
107h	_	Unimpleme	nted							_	_
108h	_	Unimpleme	nted							_	_
109h	_	Unimpleme	nted							_	_
10Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer	for the upper	5 bits of th	e Program (	Counter	0 0000	0 0000
10Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Ch	EEDATA	EEPROM d	ata register		I .	I .	l	l .	I.	xxxx xxxx	uuuu uuuu
10Dh	EEADR	EEPROM a	ddress regis	ter						xxxx xxxx	uuuu uuuu
10Eh	EEDATH	_	_		xxxx xxxx	uuuu uuuu					
10Fh	EEADRH	_	_	_	EEPROM ad	ldress registe	er high byte			xxxx xxxx	uuuu uuuu
					Ва	nk 3					
180h <sup>(4)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to a	address data	memory (n	ot a physica	ıl register)	0000 0000	0000 0000
181h	OPTION_RE G	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h <sup>(4)</sup>	PCL	Program Co	unter's (PC)	Least Sign	ificant Byte					0000 0000	0000 0000
183h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h <sup>(4)</sup>	FSR	Indirect data	a memory ad	dress pointe	r	·			•	xxxx xxxx	uuuu uuuu
185h	_	Unimpleme	nted							_	_
186h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
187h	_	Unimpleme	nted							_	_
188h	_	Unimpleme	nted							_	_
189h	_	Unimpleme	nted		_	_					
18Ah <sup>(1,4)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								0 0000	0 0000
18Bh <sup>(4)</sup>	INTCON	GIE PEIE TOIE INTE RBIE TOIF INTF RBIF								0000 000x	0000 000u
18Ch	EECON1	EEPGD	_	RD	x x000	x u000					
18Dh	EECON2	EEPROM c									
18Eh	_	Reserved m		0000 0000	0000 0000						
18Fh	_	Reserved m	aintain clear							0000 0000	0000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose

contents are transferred to the upper byte of the program counter.

- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.
- 4: These registers can be addressed from any bank.
- 5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6: PIR2<6> and PIE2<6> are reserved on these devices, always maintain these bits clear.

. .. .

#### 2.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 2-5, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### FIGURE 2-5: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

5.44.6	D. 0.4.4. G	5.44.6		5.	5.44	D 0.44	5.44	
R/W-0	R/W-0	R/W-0	R-1 TO	R-1 PD	R/W-x	R/W-x DC	R/W-x	D. Doodoblo bit
IRP bit7	RP1	RP0	10	ם א		DC	bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = Bank 2	ster Bank S 2, 3 (100h - 0, 1 (00h -	- 1FFh)	(used for i	ndirect addı	ressing)		
bit 6-5:	11 = Bank 10 = Bank 01 = Bank 00 = Bank	Register E 3 (180h - 5 2 (100h - 5 1 (80h - F 5 0 (00h - 7 6 is 128 byt	1FFh) 17Fh) Fh) Fh)	ct bits (us	ed for direct	t addressin	g)	
bit 4:	•	0 0.1 0.1		struction, o	or SLEEP ins	struction		
bit 3:		r-down bit power-up o ecution of the						
bit 2:	<b>Z</b> : Zero bit 1 = The re	t esult of an a	arithmetic	or logic o	peration is z			
bit 1:	1 = A carr	y-out from	the 4th lo	w order bi	T, SUBLW, SU t of the resu pit of the res	ult occurred		orrow the polarity is reversed)
bit 0:	1 = A carr 0 = No car Note: For	y-out from rry-out fron borrow the perand. For	the most n the mos polarity is	significant t significa s reversed		esult occur result occu ion is exec	red Irred uted by addi	ng the two's complement of the ither the high or low order bit of

J 1:

#### 2.2.2.2 OPTION\_REG REGISTER

The OPTION\_REG register is a readable and writable register which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

**Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### FIGURE 2-6: OPTION\_REG REGISTER (ADDRESS 81h, 181h)

R	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
R	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
	bit7							bit0

R= Readable bit
W= Writable bit
U= Unimplemented bit,
read as '0'
- n= Value at POR reset

bit 7: RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6: INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin

bit 5: TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4: TOSE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3: PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0: PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

. 11

#### 2.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an

interrupt.

#### FIGURE 2-7: INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x					
GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	R= Readable bit				
bit7							bit0	W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset				
bit 7:	1 = Enabl	oal Interrup es all un-r les all inte	nasked in									
bit 6:	1 = Enabl	ripheral Int es all un-r les all per	nasked pe	eripheral ir	nterrupts							
bit 5:	5: <b>T0IE</b> : TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt											
bit 4:	1 = Enabl	0/INT Exte les the RB les the RE	0/INT exte	ernal inter	rupt							
bit 3:	1 = Enabl	Port Cha les the RB les the RE	port char	nge interru	pt							
bit 2:	1 = TMRC	R0 Overflo ) register h ) register o	nas overflo	wed (mus	st be cleare	d in softwa	re)					
bit 1:	1 = The R	0/INT Exte RB0/INT ex RB0/INT ex	ternal inte	errupt occ	urred (must	be cleared	d in software	)				
bit 0:	1 = At lea		he RB7:R	B4 pins cl			e cleared in s	software)				

\_ I:

#### 2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt. Note:

#### FIGURE 2-8: PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R= Readable bit						
bit7	!	!			ļ.	!	bit0	W= Writable bit						
								U= Unimplemented bit, read as '0'						
								- n= Value at POR reset						
bit 7:	PSPIE(1):	: Parallel S	lave Port	Read/Writ	e Interrupt l	Enable bit								
	1 = Enables the PSP read/write interrupt													
	0 = Disables the PSP read/write interrupt													
bit 6:														
	1 = Enables the A/D converter interrupt													
	0 = Disables the A/D converter interrupt													
bit 5:		SART Rece												
	1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt													
bit 4:		ART Trans			•									
DIL 4.		les the US												
		oles the US			•									
bit 3:	SSPIE: S	Synchronou	ıs Serial F	ort Interru	pt Enable b	oit								
		les the SS												
	0 = Disab	oles the SS	SP interrup	ot										
bit 2:	CCP1IE:	CCP1 Inte	rrupt Ena	ble bit										
		les the CC		•										
		oles the CC		•										
bit 1:				•	Enable bit									
		les the TM ples the TM			•									
1.11 0					•									
bit 0:		TMR1 Ove les the TM												
		oles the TM												
					r <del>-</del>									
Note 1:	PSPIE is	reserved of	on 28-pin	devices, a	lways main	tain this bi	t clear.							

#### 2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

#### FIGURE 2-9: PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	R= Readable bit
bit7							bit0	W= Writable bit - n= Value at POR reset

Note:

bit 7: **PSPIF**<sup>(1)</sup>: Parallel Slave Port Read/Write Interrupt Flag bit

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

bit 6: ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5: RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

bit 4: TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

bit 7: SSPIF: Synchronous Serial Port (SSP) Interrupt Flag

1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the interrupt service routine. The conditions that will set this bit are:

SPI

A transmission/reception has taken place.

I<sup>2</sup>C Slave

A transmission/reception has taken place.

I<sup>2</sup>C Master

A transmission/reception has taken place.

The initiated start condition was completed by the SSP module.

The initiated stop condition was completed by the SSP module.

The initiated restart condition was completed by the SSP module.

The initiated acknowledge condition was completed by the SSP module.

A start condition occurred while the SSP module was idle (Multimaster system).

A stop condition occurred while the SSP module was idle (Multimaster system).

0 = No SSP interrupt condition has occurred.

bit 2: CCP1IF: CCP1 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

**PWM Mode** 

Unused in this mode

bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Note 1: PSPIF is reserved on 28-pin devices, always maintain this bit clear.

. ..

#### 2.2.2.6 PIE2 REGISTER

This register contains the individual enable bits for the CCP2 peripheral interrupt, the SSP bus collision interrupt, and the EEPROM write operation interrupt.

#### FIGURE 2-10: PIE2 REGISTER (ADDRESS 8Dh)

U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0						
_	(1)	_	EEIE	BCLIE	_	_	CCP2IE	R= Readable bit					
bit7	bit0  W= Writable bit  U= Unimplemented bit, read as '0' - n= Value at POR reset  Unimplemented: Read as '0'												
bit 7:	·												
bit 6:	Reserved: Always maintain this bit clear												
bit 5:	Unimplemented: Read as '0'												
bit 4:	EEIE: EEPROM Write Operation Interrupt Enable  1 = Enable EE Write Interrupt  0 = Disable EE Write Interrupt												
bit 3:	BCLIE: But 1 = Enable 0 = Disabl	e Bus Col	lision Inte	rupt									
bit 2-1:	Unimplen	nented: R	Read as '0'										
bit 0:	CCP2IE: CCP2 Interrupt Enable bit  1 = Enables the CCP2 interrupt  0 = Disables the CCP2 interrupt												
Note 1:	PIE2<6> is	s reserve	d, always	maintain th	nis bit clear								

11 1

#### 2.2.2.7 PIR2 REGISTER

This register contains the flag bits for the CCP2 interrupt, the SSP bus collision interrupt and the EEPROM write operation interrupt.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### FIGURE 2-11: PIR2 REGISTER (ADDRESS 0Dh)

U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0
_	(1)	_	EEIF	BCLIF	_	_	CCP2IF
bit7							bit0

R= Readable bit W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: Reserved: Always maintain this bit clear

bit 5: Unimplemented: Read as '0'

bit 4: **EEIF**: EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software) 0 = The write operation is not complete or has not been started

bit 3: BCLIF: Bus Collision Interrupt Flag

1 = A bus collision has occurred in the SSP, when configured for I<sup>2</sup>C master mode

0 = No bus collision has occurred

bit 2-1: Unimplemented: Read as '0'

bit 0: CCP2IF: CCP2 Interrupt Flag bit

Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM Mode Unused

Note 1: PIR2<6> is reserved, always maintain this bit clear.


. ..

#### 2.2.2.8 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external  $\overline{MCLR}$  Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

BOR is unknown on Power-on Reset if the BOR circuit is disabled by clearing the BODEN bit in Configuration Word. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled.

#### FIGURE 2-12: PCON REGISTER (ADDRESS 8Eh)



Note:

. ..

#### 2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

#### 2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Midrange devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

#### 2.4 Program Memory Paging

PIC16F87X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

#### **EXAMPLE 2-1: INDIRECT ADDRESSING**

- · Register file 05 contains the value 10h
- · Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

J 1:

# EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

7.55.1.200...0


```
movlw 0x20 ;initialize pointer
movwf FSR ; to RAM

NEXT clrf INDF ;clear INDF register
incf FSR ;inc pointer
btfss FSR,4 ;all done?
goto NEXT ;NO, clear next

CONTINUE
: ;YES, continue
```

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-13.

#### FIGURE 2-13: DIRECT/INDIRECT ADDRESSING



\_ \_\_\_\_

#### 3.0 **I/O PORTS**

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

#### 3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

**Note:** On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### **EXAMPLE 3-1: INITIALIZING PORTA**

BCF	STATUS,	RP0	;	
CLRF	PORTA		;	Initialize PORTA by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISA		;	Set RA<3:0> as inputs
			;	RA<5:4> as outputs
			;	TRISA<7:6> are always
			;	read as '0'.

## FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 3-2: BLOCK DIAGRAM OF RA4/ TOCKI PIN



11

#### TABLE 3-1 PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0
			Output is open drain type
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2 Bit 1		Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_		POR	TA Data D	-	11 1111	11 1111		
9Fh	ADCON1	ADFM	_	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

. ..

#### 3.2 PORTB and the TRISB Register

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, i.e., put the contents of the output latch on the selected pin.


Three pins of PORTB are multiplexed with the Low Voltage Programming function; RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

#### **EXAMPLE 3-1: INITIALIZING PORTB**

BCF	STATUS,	RP0	;	
CLRF	PORTB		;	Initialize PORTB by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISB		;	Set RB<3:0> as inputs
			;	RB<5:4> as outputs
			;	RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overline{\text{RBPU}}$  (OPTION\_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 3-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 3-4: BLOCK DIAGRAM OF RB7:RB4 PINS



- 11

**PORTB FUNCTIONS TABLE 3-3** 

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3/PGM	bit3	TTL	Input/output pin or programming pin in LVP mode. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6/PGC	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input
Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

#### **TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB		P	ORTB Da		1111 1111	1111 1111				
81h, 181h	OPTION_ REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

#### 3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, i.e., put the contents of the output latch on the selected pin.

PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.


When the  $I^2C$  module is enabled, the PORTC (3:4) pins can be configured with normal  $I^2C$  levels or with SMBUS levels by using the CKE bit (SSPSTAT <6>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

#### **EXAMPLE 3-1: INITIALIZING PORTC**


```
BCF
       STATUS, RPO
                    ; Select Bank 0
CLRF
                     ; Initialize PORTC by
                     ; clearing output
                     ; data latches
BSF
       STATUS. RPO
                    ; Select Bank 1
MOVLW
                     ; Value used to
       0xCF
                     ; initialize data
                     ; direction
                     ; Set RC<3:0> as inputs
MOVWF
       TRISC
                     ; RC<5:4> as outputs
                     ; RC<7:6> as inputs
```

# FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<0:2> RC<5:7>



- Note 1: I/O pins have diode protection to VDD and Vss.
  - Port/Peripheral select signal selects between port data and peripheral output.
  - Peripheral OE (output enable) is only activated if peripheral select is active.

# FIGURE 3-6: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<3:4>



- Note 1: I/O pins have diode protection to VDD and Vss.
  - Port/Peripheral select signal selects between port data and peripheral output.
  - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

- I'

TABLE 3-5 PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit or Synchronous Clock
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive or Synchronous Data

Legend: ST = Schmitt Trigger input

TABLE 3-6 SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC			PORT	C Data Di	rection Re	gister			1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

#### 3.4 PORTD and TRISD Registers

This section is not applicable to the 28-pin devices.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 3-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 3-7 PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 3-8 SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD			•	PORTD Data	Direction	n Register			1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE	Data Direc	tion Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

J 1:

#### 3.5 PORTE and TRISE Register

This section is not applicable to the 28-pin devices.

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode the input buffers are TTL.

Figure 3-9 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

**Note:** On a Power-on Reset these pins are configured as analog inputs.

FIGURE 3-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)




FIGURE 3-9: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	_	bit2	bit1	bit0	R= Readable bit
bit7							bit0	W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset
bit 7 :	1 = A wor	: Buffer Full d has been ord has bee	received and is	waiting to	o be read by	the CPU		
bit 6:	1 = The o	utput buffer	ull Status bit still holds a pre has been read	viously w	ritten word			
bit 5:	1 = A write						must be clea	red in software)
bit 4:	1 = Parall	el slave por	Slave Port Mode t mode I/O mode	e Select b	it			
	0 = Gener	P						
bit 3:		nented: Re	ad as '0'					
bit 3:	Unimpler							
bit 3: bit 2:	Unimpler PORTE	nented: Re Data Direction Contro		2/ <del>CS</del> /AN7				
	Unimpler PORTE   Bit2: Direct 1 = Input 0 = Output	nented: Re Data Direction Control ottor ction Control	ction Bits					

. ...

**TABLE 3-9 PORTE FUNCTIONS** 

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or read control input in parallel slave port mode or analog input:  RD  1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or write control input in parallel slave port mode or analog input:  WR  1 =Not a write operation 0 =Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or chip select control input in parallel slave port mode or analog input:  CS  1 = Device is not selected  0 = Device is selected

Legend: ST = Schmitt Trigger input TTL = TTL input
Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

SUMMARY OF REGISTERS ASSOCIATED WITH PORTE **TABLE 3-10** 

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction B		tion Bits	0000 -111	0000 -111
9Fh	ADCON1	ADFM	_	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

### 3.6 Parallel Slave Port


The Parallel Slave Port is not implemented on the 28-pin devices.

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through  $\overline{\text{RD}}$  control input pin RE0/ $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  control input pin RE1/ $\overline{\text{WR}}$ .

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/ $\overline{RD}$  to be the  $\overline{RD}$  input, RE1/ $\overline{WR}$  to be the  $\overline{WR}$  input and RE2/ $\overline{CS}$  to be the  $\overline{CS}$  (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). And the A/D port configuration bits PCFG3:PCFG0 (ADCON1<3:0>) must be set to configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low. A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low.

FIGURE 3-10: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)








FIGURE 3-12: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 3-11 REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD		P	ort data	latch when w	ritten: Por	t pins whe	n read		xxxx xxxx	uuuu uuuu
09h	PORTE	_	_		_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE	Data Direc	ction Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	ADFM	_	ı	1	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

. ..

NOTES:

# 4.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The Data EEPROM and FLASH Program memory are readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers.

There are six SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. The registers EEDATH and EEADRH are not used for data EEPROM access. These devices have up to 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory is rated for high erase/ write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to the specifications for exact limits.

The program memory allows word reads and writes. Program memory reads allow checksum calculation for UL type applications. A byte or word write automatically erases the location and writes the new data (erase before write).

When interfacing to the program memory block, the EEDATH:EEDATA registers form a 2 byte word which holds the 14-bit data for read/write, and the EEADRH:EEADR registers form a 2 byte word which holds the 13-bit address of the EEPROM location being accessed. These devices can have up to 8K words of program EEPROM with an address range from 0h to 3FFFh.

The value written to program memory does not need to be a valid instruction. Therefore, up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

### 4.1 EEADR

The address registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the EEADRH register and the LSByte is written to the EEADR register. When selecting a data address value, only the LSByte of the address is written to the EEADR register.

On the PIC16F874/873 devices with 128 bytes of EEPROM, the MSbit of the EEADR must always be cleared to prevent inadvertent access to the wrong location. This also applies to the program memory. The upper MSbits of EEADRH must always be clear.

\_ I:

### 4.2 <u>EECON1 and EECON2 Registers</u>

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write sequence.

Control bit EEPGD determines if the access will be a program or a data memory access. When clear, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the

completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR reset or a WDT time-out reset during normal operation. In these situations, following reset, the user can check the WRERR bit and rewrite the location. The value of the data and address registers and the EEPGD bit remains unchanged.

Interrupt flag bit EEIF, in the PIR2 register, is set when write is complete. It must be cleared in software.

### FIGURE 4-1: EECON1 REGISTER (ADDRESS 18Ch)

R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0	
EEPGD	_	_	_	WRERR	WREN	WR	RD	I
bit7						•	bit0	١
								,
								h

R= Readable bit
W= Writable bit
S= Settable bit
U= Unimplemented bit,
read as '0'
- n= Value at POR reset

bit 7: **EEPGD**: Program / Data EEPROM Select bit

1 = Accesses Program memory

0 = Accesses data memory

(This bit cannot be changed while a read or write operation is in progress)

bit 6:4: Unimplemented: Read as '0'

bit 3: WRERR: EEPROM Error Flag bit

1 = A write operation is prematurely terminated

(any MCLR reset or any WDT reset during normal operation)

0 = The write operation completed

bit 2: WREN: EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the EEPROM

bit 1: WR: Write Control bit

1 = initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.

0 = Write cycle to the EEPROM is complete

bit 0: RD: Read Control bit

1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software).

0 = Does not initiate an EEPROM read

. ...

### 4.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit RD (EECON1<0>). The data is available, in the very next instruction cycle, in the EEDATA register; therefore it can be read by the next instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

### **EXAMPLE 4-1: DATA EEPROM READ**

```
BSF
        STATUS, RP1
                     ;
BCF
        STATUS, RP0
                     ; Bank 2
MOVLW
       DATA_EE_ADDR ;
MOVWF
        EEADR
                     ; Data Memory Address to read
BSF
        STATUS, RPO ; Bank 3
        EECON1, EEPGD; Point to DATA memory
BCF
        EECON1, RD
BSF
                     ; EEPROM Read
BCF
        STATUS, RPO
                     ; Bank 2
MOVF
        EEDATA, W
                      ; W = EEDATA
```

### 4.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data to

the EEDATA register. Then the sequence in Example 4-2 must be followed to initiate the write cycle.

### **EXAMPLE 4-2: DATA EEPROM WRITE**

```
BSF
                         STATUS, RP1
                 BCF
                         STATUS, RP0
                                        ; Bank 2
                MOVLW
                         DATA_EE_ADDR
                MOVWF
                         EEADR
                                        ; Data Memory Address to write
                MOVLW
                         DATA_EE_DATA
                MOVWF
                         EEDATA
                                        ; Data Memory Value to write
                BSF
                         STATUS, RPO
                                        ; Bank 3
                         EECON1, EEPGD; Point to DATA memory
                BCF
                         EECON1, WREN ; Enable writes
                BSF
                         INTCON, GIE
                BCF
                                        ; Disable Interrupts
                MOVLW
                         55h
Required
                MOVWF
                         EECON2
                                        ; Write 55h
Sequence
                MOVLW
                         AAh
                 MOVWF
                         EECON2
                                        ; Write AAh
                 BSF
                         EECON1, WR
                                        ; Set WR bit to begin write
                         INTCON, GIE
                                        ; Enable Interrupts
                 BSF
                SLEEP
                                        ; Wait for interrupt to signal write complete
                BCF
                         EECON1, WREN
                                       ; Disable writes
```

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., lost programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect the current write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction, both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. EEIF must be cleared by software.

. .. .

### 4.5 Reading the FLASH Program Memory

A program memory location may be read by writing two bytes of the address to the EEADR and EEADRH registers, set the EEPGD control bit (EECON1<7>) and then set control bit RD (EECON1<0>). Once the read control bit is set, the microcontroller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1,RD" instruction to be ignored. The data is

available, in the third cycle, in the EEDATA and EEDATH registers; therefore it can be read as two bytes in the following instructions. The data can be read out of EEDATH:EEDATA starting with the third instruction cycle after the BSF EECON1, RD instruction. The EEDATA and EEDATH registers will hold this value until another read operation or until it is written to by the user (during a write operation).

### **EXAMPLE 4-3: FLASH PROGRAM READ**

```
BSF
        STATUS, RP1
BCF
        STATUS, RP0
                          ; Bank 2
        ADDRH
MOVLW
                          ;
        EEADRH
                          ; MSByte of Program Address to read
MOVWF
        ADDRL
MOVLW
        EEADR
MOVWF
                          ; LSByte of Program Address to read
BSF
        STATUS, RPO
                          ; Bank 3
BSF
        EECON1, EEPGD
                          ; Point to PROGRAM memory
BSF
        EECON1, RD
                          ; EEPROM Read
NOP
                          ; Any instructions here are ignored as program
NOP
                          ; memory is read in third cycle after BSF EECON1,RD
BCF
        STATUS, RP0
                          ; Bank 2
        EEDATA, W
                          ; W = LSByte of Program EEDATA
MOVF
MOVF
        EEDATH, W
                          ; W = MSByte of Program EEDATA
```

. ..

# 4.6 Writing to the FLASH Program Memory

A word of the FLASH program memory may only be written to if the word is in a non-code protected segment of memory and the WRT configuration bit is set. To write a FLASH program location, the first two bytes of the address must be written to the EEADR and EEADRH registers and two bytes of the data to the EEDATA and EEDATH registers, set the EEPGD control bit (EECON1<7>), and then set control bit WR (EECON1<1>). The sequence in Example 4-4 must be followed to initiate a write to program memory.

After the "BSF EECON1, WR" instruction, the microcontroller will execute the next instruction and then ignore the subsequent instruction. A NOP instruction should be used in both places. The microcontroller will then halt internal operations for the TPEW (parameter D133) in which the write takes place. This is not a SLEEP mode, as the clocks and peripherals will continue to run. After the write cycle, the microcontroller will resume operation with the 3rd instruction after the EECON1 write instruction.

### **EXAMPLE 4-4: FLASH PROGRAM WRITE**

```
BSF
                           STATUS, RP1
                  BCF
                           STATUS, RPO
                                             ; Bank 2
                          ADDRH
                  MOVLW
                  MOVWF
                           EEADRH
                                             ; MSByte of Program Address to read
                  MOVLW
                          ADDRL
                  MOVWF
                           EEADR
                                             ; LSByte of Program Address to read
                           DATAH
                  MOVLW
                  MOVWF
                           EEDATH
                                             ; MS Program Memory Value to write
                  MOVLW
                          DATAL
                  MOVWF
                           EEDATA
                                             ; LS Program Memory Value to write
                          STATUS, RP0
                  BSF
                                             ; Bank 3
                          EECON1, EEPGD
                                             ; Point to PROGRAM memory
                  BSF
                           EECON1, WREN
                                             ; Enable writes
                  BSF
                           INTCON. GIE
                                             ; Disable Interrupts
                  BCF
                  MOVLW
                           55h
Required
                  MOVWF
                           EECON2
                                             ; Write 55h
Sequence
                  MOVLW
                          AAh
                  MOVWF
                           EECON2
                                             ; Write AAh
                  BSF
                           EECON1, WR
                                             ; Set WR bit to begin write
                  NOP
                                             ; Instructions here are ignored by the microcontroller
                  NOP
                                             ; Microcontroller will halt operation and wait for
                                             ; a write complete. After the write
                                             ; the microcontroller continues with 3rd instruction
                                             ; Enable Interrupts
                  BSF
                         INTCON, GIE
                  BCF
                         EECON1, WREN
                                             ; Disable writes
```

. ...

### 4.7 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Generally a write failure will be a bit which was written as a '1', but reads back as a '0' (due to leakage off the bit).

### 4.8 Protection Against Spurious Write

### 4.8.1 EEPROM DATA MEMORY

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

#### 4.8.2 PROGRAM FLASH MEMORY

To protect against spurious writes to FLASH program memory, the WRT bit in the configuration word may be programmed to '0' to prevent writes. WRT and the configuration word cannot be programmed by user code, only through the use of an external programmer.

### 4.9 Operation during Code Protect

Each reprogrammable memory block has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

#### 4.9.3 DATA EEPROM MEMORY

The microcontroller itself can both read and write to the internal Data EEPROM regardless of the state of the code protect configuration bit.

### 4.9.4 PROGRAM FLASH MEMORY

The microcontroller can read and execute instructions out of the internal FLASH program memory regardless of the state of the code protect configuration bits. However the WRT configuration bit and the code protect bits have different effects on writing to program memory. Table 7-1 shows the various configurations and status of reads and writes. To erase the WRT or code protection bits in the configuration word requires that the device be fully erased.

TABLE 7-1: READ/WRITE STATE OF INTERNAL FLASH PROGRAM MEMORY

Con	figuration	Bits		Internal	Internal	1000 0	1000	
CP1	CP0	WRT	Memory Location	Read	Write	ICSP Read	ICSP Write	
0	0	Х	All program memory	Yes	No	No	No	
0	1	0	Unprotected areas	Yes	No	Yes	No	
0	1	0	Protected areas	Yes	No	No	No	
0	1	1	Unprotected areas	Yes	Yes	Yes	No	
0	1	1	Protected areas	Yes	No	No	No	
1	0	0	Unprotected areas	Yes	No	Yes	No	
1	0	0	Protected areas	Yes	No	No	No	
1	0	1	Unprotected areas	Yes	Yes	Yes	No	
1	0	1	Protected areas	Yes	No	No	No	
1	1	0	All program memory	Yes	No	Yes	Yes	
1	1	1	All program memory	Yes	Yes	Yes	Yes	

11

#### 5.0 **TIMERO MODULE**

The Timer0 module timer/counter has the following fea-

- 8-bit timer/counter
- · Readable and writable
- · Internal or external clock select
- Edge select for external clock
- · 8-bit software programmable prescaler
- · Interrupt on overflow from FFh to 00h

Figure 5-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual. (DS33023).

#### 5.1 **Timer0 Operation**

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

Additional information on external clock requirements is available in the PICmicro™ Mid-Range Reference Manual, DS33023.

#### 5.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (Figure 5-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.


Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

Writing to TMR0 when the prescaler is Note: assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.





### 5.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note: To avoid an unintended device RESET, a specific instruction sequence (shown in the PICmicro™ Mid-Range Reference Manual, DS33023) must be executed when

ual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

### 5.3 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP.

FIGURE 5-2: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER




TABLE 5-1 REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h,101h	TMR0	Timer0	Fimer0 module's register							xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	PORTA Data Direction Register					11 11111	11 1111	

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

D 1: :

### 6.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (Both registers)
- · Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- · Reset from CCP module trigger

Timer1 has a control register, shown in Figure 6-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 6-3 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the  $PICmicro^{TM}$  Mid-Range Reference Manual, (DS33023).

### 6.1 <u>Timer1 Operation</u>

Timer1 can operate in one of these modes:

- · As a timer
- · As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 8.0).

### FIGURE 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	R= Readable bit
bit7		1 1 O M   O T	Trona co	T   O   O   C   C   C   C   C   C   C   C	, riointo	T.M (100	bit0	W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset
bit 7-6:	Unimple	emented: F	Read as '0'					
bit 5-4:	11 = 1:8 10 = 1:4 01 = 1:2	S1:T1CKPS Prescale v Prescale v Prescale v	/alue /alue /alue	Input Clock	Prescale \$	Select bits		
bit 3:	1 = Osc 0 = Osc	EN: Timer1 illator is en illator is shi ne oscillator	abled ut off			re turned c	off to elimina	ate power drain
bit 2:	T1SYN0	C: Timer1 E	xternal Clo	ock Input Sy	nchronizati	ion Contro	l bit	
		S = 1 not synchro chronize ex			out			
	TMR1C This bit		Timer1 use	es the interr	nal clock wh	nen TMR10	CS = 0.	
bit 1:	1 = Exte	<b>S</b> : Timer1 ( ernal clock f rnal clock (l	from pin R0		t T1CKI (on	the rising o	edge)	
bit 0:	1 = Ena	<b>N</b> : Timer1 ( bles Timer <sup>2</sup> os Timer1						


. ...

### 6.1.1 TIMER1 COUNTER OPERATION


In this mode, Timer1 is being incremented via an external source. Increments occur on a rising edge. After

Timer1 is enabled in counter mode, the module must first have a falling edge before the counter begins to increment.

FIGURE 6-2: TIMER1 INCREMENTING EDGE



### FIGURE 6-3: TIMER1 BLOCK DIAGRAM



. I:

### 6.2 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1 CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

	OSCILL	AIOK							
Osc Type	Freq	C1	C2						
LP	32 kHz	33 pF	33 pF						
	100 kHz	15 pF	150P						
	200 kHz	15 pF _	15 pF						
These values are for design guidance only.									
Crystals Tested									
32.768 kHz	Epson C-00 Y	32.768K-A	± 20 PPM						
100 kHz	Epson 6-2 10	0.00 KC-P	± 20 PPM						
200 kHz	870 XTL 200	.000 kHz	± 20 PPM						
Note : Nigher capacitance increases the stability of oscillator but also increases the start-up time.  2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropri-									
characteristics, the user should consult the									

### 6.3 <u>Timer1 Interrupt</u>

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

## 6.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1, and for CCP2 only, start an A/D conversion (if the A/D module is enabled).

Note:	The special event triggers from the CCP1										
	module will not set	interrupt flag bit									
	TMR1IF (PIR1<0>).										

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

TABLE 6-2 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding re	gister fo	or the Least	Significant E	Byte of the 16	6-bit TMR1	register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented read as '0'}. \ \textbf{Shaded cells are not used by the Timer1 module}.$ 

Note 1: These bits are reserved on the 28-pin devices, always maintain these bits clear.

NOTES:

### 7.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (Both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Figure 7-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 7-2 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the  $PICmicro^{TM}$  Mid-Range Reference Manual, (DS33023).

### 7.1 <u>Timer2 Operation</u>

Timer2 can be used as the PWM time-base for PWM mode of the CCP module.

The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device reset

TMR2 is not cleared when T2CON is written.

### FIGURE 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

J-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	R= Readable bit
bit7							bit0	W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset
bit 7:	Unimpler	mented: Re	ead as '0'					
bit 6-3:	0000 = 1: 0001 = 1: •	1 Postscale 2 Postscale	e e	Output Post	scale Sele	ct bits		
	1111 = <b>1</b> :	16 Postsca	ıle					
bit 2:	TMR2ON 1 = Timer 0 = Timer		n bit					
bit 1-0:	<b>T2CKPS</b> 1 00 = Pres 01 = Pres	caler is 1	<b>0</b> : Timer2 C	Clock Presc	ale Select l	oits		

. . . .


### 7.2 <u>Timer2 Interrupt</u>

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

### 7.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

### FIGURE 7-2: TIMER2 BLOCK DIAGRAM



### TABLE 7-1 REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 m	imer2 module's register								0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Pe	riod Registe		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are reserved on the 28-pin devices, always maintain these bits clear.

# 8.0 CAPTURE/COMPARE/PWM (CCP) MODULE(S)

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 8-1 shows the timer resources of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the special trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 8-2 shows the interaction of the CCP modules.

### CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

### CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

Additional information on the CCP module is available in the PICmicro<sup>™</sup> Mid-Range Reference Manual, (DS33023).

TABLE 8-1 CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 8-2 INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

### FIGURE 8-1: CCP1CON REGISTER (ADDRESS 17h) / CCP2CON REGISTER (ADDRESS 1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	-	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n =Value at POR reset

bit 7-6: Unimplemented: Read as '0'

bit 5-4: CCPxX:CCPxY: PWM Least Significant bits

Capture Mode: Unused Compare Mode: Unused

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0: CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set)

1001 = Compare mode, clear output on match (CCPxIF bit is set)

1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled))

11xx = PWM mode

D 1:

### 8.1 <u>Capture Mode</u>

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

### 8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

**Note:** If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

# FIGURE 8-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



### 8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

### 8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

#### 8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

### EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off

MOVLW NEW\_CAPT\_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON

MOVWF CCP1CON ;Load CCP1CON with this
; value

- 11


### 8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · driven High
- · driven Low
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 8-3: COMPARE MODE OPERATION BLOCK DIAGRAM



### 8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

**Note:** Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

### 8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

### 8.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

### 8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP2 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP2 module will not set interrupt flag bit TMR1IF (PIR1<0>).

TABLE 8-3 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	R,	all o	e on other ets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	PSPIE <sup>(1)</sup> ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE							0000	0000	0000	0000
87h	TRISC	PORTC D	PORTC Data Direction Register										1111
0Eh	TMR1L	Holding re	gister fo	r the Least	Significant	Byte of the 1	16-bit TMR	1 register		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	gister fo	r the Most	Significant I	Byte of the 1	6-bit TMR1	register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture/Co	Capture/Compare/PWM register1 (LSB)									uuuu	uuuu
16h	CCPR1H	Capture/Co	Capture/Compare/PWM register1 (MSB)										uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

D 1:

#### 8.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 8-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 8.3.3.

FIGURE 8-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 8-5: PWM OUTPUT



#### 8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = 
$$[(PR2) + 1] \cdot 4 \cdot TOSC \cdot$$
  
(TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 7.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

### 8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{Fosc}{Fpwm}\right)}{\log(2)}$$
 bits

**Note:** If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the Midrange Reference Manual (DS33023).

- 11 1

### 8.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

### TABLE 8-4 EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

### TABLE 8-5 REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
87h	TRISC	PORTC Da	ata Direction		1111 1111	1111 1111					
11h	TMR2	Timer2 mo	dule's regist	er						0000 0000	0000 0000
92h	PR2	Timer2 mo	dule's period	d register						1111 1111	1111 1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/Co	ompare/PWI	M register1 (	LSB)		•	•		xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	ompare/PWI	M register1 (	MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

. ..

NOTES:

### 9.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)

Figure 9-1 shows a block diagram for the SPI mode, while Figure 9-2, and Figure 9-3 shows the block diagrams for the two different  $I^2C$  modes of operation.

. ...

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	1
SMP	CKE	D/Ā	Р	S	R/W	UA	BF	R =Readable bit
bit7							bit0	W =Writable bit U =Unimplemented bit, rea as '0' - n =Value at POR reset
it 7:	0 = Input SPI Slave SMP mus In I <sup>2</sup> C ma 1= Slew	er Mode data sam data sam e Mode st be clear aster or sla	pled at midered when Slave mode:  old disabled f	or standard			d 1 MHz)	
oit 6:	SPI Mod CKP = 0 1 = Data 0 = Data CKP = 1 1 = Data 0 = Data $\ln l^2 C Ma$ 1 = Input	transmitte transmitte transmitte transmitte transmitte aster or SI levels con	ed on rising ed on falling ed on falling	edge of SC edge of SC edge of SC edge of SC	K	d Figure 9-9	)	
oit 5:	1 = Indica	ates that t	•	received or	transmitted w			
oit 4:	1 = Indica	e only. Th		s been dete	e MSSP mode ected last (this			cleared)
oit 3:	1 = Indica	e only. Th		s been dete	e MSSP modu ected last (this			cleared)
oit 2:	This bit h the next s $\ln l^2 C \sin t$ 1 = Read 0 = Write $\ln l^2 C \cos t$ 1 = Trans 0 = Trans	olds the Festart bit, sove mode:  aster mode: mit is in pomit is not	R/W bit infor top bit, or no e: rogress in progress	ot ACK bit.	wing the last a			only valid from the address matc
oit 1:	1 = Indica	ates that t	he user nee	C mode only ds to updat be updated	e the address	in the SSPA	DD register	
oit O:	Receive  1 = Rece  0 = Rece  Transmit  1 = Data	ive compl ive not co (I <sup>2</sup> C mode Transmit i	<sup>2</sup> C modes) ete, SSPBL mplete, SSI e only) n progress	PBUF is em	pty clude the <del>ACK</del> ude the <del>ACK</del> a			

### FIGURE 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0								
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7				•			bit0	W = Writable bit
								- n = Value at POR reset

bit 7: WCOL: Write Collision Detect bit

Master Mode:

1 = A write to SSPBUF was attempted while the  $I^2C$  conditions were not valid

0 = No collision

Slave Mode:

1 = SSPBUF register is written while still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

In SPI mode

1 = A new byte is received while SSPBUF holds previous data. Data in SSPSR is lost on overflow. In slave mode the user must read the SSPBUF, even if only transmitting data, to avoid overflows. In master mode the overflow bit is not set since each operation is initiated by writing to the SSPBUF register. (Must be cleared in software).

0 = No overflow

In I<sup>2</sup>C mode

1 = A byte is received while the SSPBUF is holding the previous byte. SSPOV is a "don't care" in transmit mode. (Must be cleared in software).

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

In SPI mode, when enabled, these pins must be properly configured as input or output.

1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In 12C mode, when enabled, these pins must be properly configured as input or output.

1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

bit 4: **CKP**: Clock Polarity Select bit

In SPI mode

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I<sup>2</sup>C slave mode, SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch) (Used to ensure data setup time)

In I<sup>2</sup>C master mode

Unused in this mode

bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI master mode, clock = Fosc/4

0001 = SPI master mode, clock = Fosc/16

0010 = SPI master mode, clock = Fosc/64

0011 = SPI master mode, clock = TMR2 output/2

0100 = SPI slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin

 $0110 = I^2C$  slave mode, 7-bit address

 $0111 = I^2C$  slave mode, 10-bit address

 $1000 = I^2C$  master mode, clock = Fosc / (4 \* (SSPADD+1))

 $1011 = I^2C$  firmware controlled master mode (slave idle)

1110 = I<sup>2</sup>C firmware controlled master mode, 7-bit address with start and stop bit interrupts enabled

 $1111 = 1^2$ C firmware controlled master mode, 10-bit address with start and stop bit interrupts enabled.

1001, 1010, 1100, 1101 = reserved

. ...

### FIGURE 9-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 91h)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GCEN ACKSTAT ACKDT PEN **ACKEN RCEN RSEN** SEN R =Readable bit W =Writable bit bit7 bit0 U =Unimplemented bit, Read as '0' - n =Value at POR reset

- bit 7: GCEN: General Call Enable bit (In I<sup>2</sup>C slave mode only)
  - 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR.
  - 0 = General call address disabled.
- bit 6: **ACKSTAT**: Acknowledge Status bit (In I<sup>2</sup>C master mode only)

In master transmit mode:

- 1 = Acknowledge was not received from slave
- 0 = Acknowledge was received from slave
- bit 5: **ACKDT**: Acknowledge Data bit (In I<sup>2</sup>C master mode only)

In master receive mode:

Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

- 1 = Not Acknowledge
- 0 = Acknowledge
- bit 4: **ACKEN**: Acknowledge Sequence Enable bit (In I<sup>2</sup>C master mode only).

In master receive mode:

- 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware.
- 0 = Acknowledge sequence idle
- bit 3: RCEN: Receive Enable bit (In I<sup>2</sup>C master mode only).
  - 1 = Enables Receive mode for  $I^2C$
  - 0 = Receive idle
- bit 2: **PEN**: Stop Condition Enable bit (In I<sup>2</sup>C master mode only).

SCK release control

- 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = Stop condition idle
- bit 1: **RSEN**: Repeated Start Condition Enabled bit (In I<sup>2</sup>C master mode only)
  - 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.
  - 0 = Repeated Start condition idle.
- bit 0: **SEN**: Start Condition Enabled bit (In I<sup>2</sup>C master mode only)
  - 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.
  - 0 = Start condition idle.

**Note:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

### 9.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)


#### 9.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

Figure 9-4 shows the block diagram of the MSSP module when in SPI mode.

FIGURE 9-4: MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and the interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/ reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when the SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP Interrupt is used to

D 1:

determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 9-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

# EXAMPLE 9-1: LOADING THE SSPBUF (SSPSR) REGISTER

		(SSPSK)	KEGISTEK
	BSF	STATUS, RP0	;Specify Bank 1
LOOP	BTFSS	SSPSTAT, BF	;Has data been
			;received
			;(transmit
			;complete)?
	GOTO	LOOP	;No
	BCF	STATUS, RPO	;Specify Bank 0
	MOVF	SSPBUF, W	;W reg = contents
			;of SSPBUF
	MOVWF	RXDATA	;Save in user RAM
	MOVF	TXDATA, W	;W reg = contents
			; of TXDATA
	MOVWF	SSPBUF	;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

### 9.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the SDI,

SDO, SCK, and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 9.1.3 TYPICAL CONNECTION

Figure 9-5 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



### 9.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 9-5) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI module is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor".

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in


Figure 9-6, Figure 9-8, and Figure 9-9 where the MSb is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5.0 MHz.

Figure 9-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





\_ \_\_\_\_

#### 9.1.5 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data. When a byte is received the device will wake-up from sleep.

### 9.1.6 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a synchronous slave mode. The SPI must be in slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 0100). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. TRISA<5> must be set. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the

SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.


**Note:** When the SPI module is in Slave Mode with  $\overline{SS}$  pin control enabled, (SSP-CON<3:0> = 0100) the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.

**Note:** If the SPI is used in Slave Mode with CKE = '1', then  $\overline{SS}$  pin control must be enabled.


When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.


FIGURE 9-7: SLAVE SYNCHRONIZATION WAVEFORM







### FIGURE 9-9: SPI SLAVE MODE WAVEFORM (CKE = 1)



### 9.1.7 SLEEP OPERATION

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/receive data.

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled will wake the device from sleep.

### 9.1.8 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

TABLE 9-1 REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchronou	s Serial Po	rt Receive	Buffer/Tr	ansmit Reg	ister	-	-	xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode. Note 1: These bits are reserved on the 28-pin devices, always maintain these bits clear.

### 9.2 MSSP I<sup>2</sup>C Operation

The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Refer to Application Note AN578, "Use of the SSP Module in the I<sup>2</sup>C Multi-Master Environment."

A "glitch" filter is on the SCL and SDA pins when the pin is an input. This filter operates in both the 100 kHz and 400 kHz modes. In the 100 kHz mode, when these pins are an output, there is a slew rate control of the pin that is independent of device frequency.

FIGURE 9-10: I<sup>2</sup>C SLAVE MODE BLOCK DIAGRAM





FIGURE 9-11: I<sup>2</sup>C MASTER MODE BLOCK DIAGRAM



Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. The SDA and SCL pins that are automatically configured when the I<sup>2</sup>C mode is enabled. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

The MSSP module has six registers for I<sup>2</sup>C operation. They are the:

- SSP Control Register (SSPCON)
- SSP Control Register2 (SSPCON2)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)

Before selecting any  $I^2C$  mode, the SCL and SDA pins must be programmed to inputs by setting the appropriate TRIS bits. Selecting an  $I^2C$  mode, by setting the SSPEN bit, enables the SCL and SDA pins to be used as the clock and data lines in  $I^2C$  mode.

The CKE bit (SSPSTAT<67>) sets the levels of the SDA and SCL pins in either master or slave mode. When CKE = 1, the levels will conform to the SMBUS specification. When CKE = 0, the levels will conform to the  $I^2C$  specification.

. ..

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START (S) or STOP (P) bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

SSPBUF is the register to which the transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111  $\,$ 0  $\,$ A9  $\,$ A8  $\,$ 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

### 9.2.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this  $\overline{ACK}$  pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I<sup>2</sup>C specification as well as the requirement of the MSSP module is shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

#### 9.2.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCI pulse.
- The buffer full bit, BF is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive Repeated Start condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

**Note:** Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

#### 9.2.1.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge  $(\overline{ACK})$  pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occurred. The  $\overline{\text{ACK}}$  is not sent and the SSPBUF is updated.

TABLE 9-2 DATA TRANSFER RECEIVED BYTE ACTIONS

	its as Data is Received		Generate ACK	Set bit SSPIF (SSP Interrupt occurs
BF	SSPOV	$SSPSR \to SSPBUF$	Pulse	if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0 1		Yes	No	Yes

Note:

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.


#### 9.2.1.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting bit CKP (SSP-CON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-13).

An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.


As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. When the not  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting the CKP bit.







D 1:









#### 9.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all 0's with  $R/\overline{W} = 0$ 


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a start-bit detect, 8-bits are shifted into SSPSR and the address is compared against SSPADD, and is also compared to the general call address, fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit  $(\overline{ACK}$  bit) the SSPIF flag is set.

When the interrupt is serviced. The source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 9-16).





- 11

#### **SLEEP OPERATION** 9.2.3

sleep (if the SSP interrupt is enabled).

While in sleep mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from

A reset disables the SSP module and terminates the current transfer.

EFFECTS OF A RESET

#### REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION **TABLE 9-3**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Dh	PIR2	_	(2)	1	EEIF	BCLIF	_	_	CCP2IF	-r-0 00	-r-0 00
8Dh	PIE2	_	(2)	_	EEIE	BCLIE	_	_	CCP2IE	-r-0 00	-r-0 00
13h	SSPBUF	Synchronou	ıs Serial Por	t Receive Bu	uffer/Transr	nit Registe	er			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

9.2.4

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in I<sup>2</sup>C mode. **Note 1:** These bits are reserved on the 28-pin devices, always maintain these bits clear.

2: These bits are reserved on these devices, always maintain these bits clear.

#### 9.2.5 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be TACKEN when the P bit is set, or the bus is idle with both the S and P bits clear.

In master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received
- · Acknowledge transmit
- · Repeated Start

FIGURE 9-17: SSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)



- 11

#### 9.2.6 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be TACKEN when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored, for abitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

#### 9.2.7 I<sup>2</sup>C MASTER MODE SUPPORT

Master Mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON and by setting the SSPEN bit. Once master mode is enabled, the user has six options.

- Assert a start condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and
- Write to the SSPBUF register initiating transmission of data/address.
- Generate a stop condition on SDA and SCL.
- Configure the I<sup>2</sup>C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note: The MSSP Module, when configured in I<sup>2</sup>C Master Mode, does not allow queueing of events. For instance: The user is not allowed to initiate a start condition, and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case the SSPBUF will not be written to, and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

#### 9.2.7.4 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device, (7 bits) and the Read/Write ( $R\overline{W}$ ) bit. In this case the  $R\overline{W}$  bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master receive mode the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case the  $R/\overline{W}$  bit will be logic '1'. Thus the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I<sup>2</sup>C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e. transmission of the last data bit is followed by ACK) the internal clock will automatically stop counting and the SCL pin will remain in its last state

A typical transmit sequence would go as follows:

- The user generates a Start Condition by setting the START enable bit (SEN) in SSPCON2.
- SSPIF is set. The module will wait the required start time before any other operation takes place.
- The user loads the SSPBUF with address to transmit.
- Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user loads the SSPBUF with eight bits of data.
- DATA is shifted out the SDA pin until all 8 bits are transmitted.

- The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- Interrupt is generated once the STOP condition is complete.

#### 9.2.8 BAUD RATE GENERATOR

In I<sup>2</sup>C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 9-18). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has TACKEN place. The BRG count is decremented twice per instruction cycle (TcY), on the Q2 and Q4 clock.

In I<sup>2</sup>C master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 9-19).

# FIGURE 9-18: BAUD RATE GENERATOR BLOCK DIAGRAM





FIGURE 9-19: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



. ..

## 9.2.9 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition the user sets the start condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0>, and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out ( $T_{BRG}$ ), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out ( $T_{BRG}$ ) the SEN bit (SSPCON2<0>) will be automatically cleared

by hardware, the baud rate generator is suspended leaving the SDA line held low, and the START condition is complete.

If at the beginning of START condition the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.


#### 9.2.9.5 WCOL STATUS FLAG


Note:

If the user writes the SSPBUF when an START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

#### FIGURE 9-20: FIRST START BIT TIMING





11 1

## 9.2.10 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<6:0>, and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T<sub>BRG</sub>). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one  $T_{\mbox{\footnotesize{BRG}}}$ . This action is then followed by assertion of the SDA pin (SDA is low) for one T<sub>BRG</sub> while SCL is high. Following this, the RSEN bit in the SSPCON2 register will be automatically cleared, and the baud rate generator is not reloaded, leaving the SDA pin held low. As soon as a start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed-out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
- **Note 2:** A bus collision during the Repeated Start condition occurs if:
- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This
  may indicate that another master is attempting
  to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).


#### 9.2.10.6 WCOL STATUS FLAG

If the user writes the SSPBUF when a Repeated Start sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.







\_ I:



#### 9.2.11 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (T<sub>BRG</sub>). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for T<sub>BRG</sub>, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (ACKSTAT) is cleared. If not, the bit is set. After the ninth clock the SSPIF is set, and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF leaving SCL low and SDA unchanged (Figure 9-26).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock the master will de-assert the SDA pin allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 9.2.11.7 BF STATUS FLAG

In transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 9.2.11.8 WCOL STATUS FLAG


If the user writes the SSPBUF when a transmit is already in progress (i.e. SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


WCOL must be cleared in software.

#### 9.2.11.9 ACKSTAT STATUS FLAG

In transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge  $(\overline{ACK}=0)$ , and is set when the slave does not acknowledge  $(\overline{ACK}=1)$ . A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

. ...





#### 9.2.12 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The SSP Module must be in an IDLE STATE before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high), and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set, and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

#### 9.2.12.10 BF STATUS FLAG


In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.


#### 9.2.12.11 SSPOV STATUS FLAG

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

#### 9.2.12.12 WCOL STATUS FLAG

If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).





#### 9.2.13 ACKNOWLEDGE SEQUENCE TIMING


An acknowledge sequence is enabled by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (T<sub>BRG</sub>), and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration),

the baud rate generator counts for  $T_{BRG}$ . The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off, and the SSP module then goes into IDLE mode. (Figure 9-29)

#### 9.2.13.13 WCOL STATUS FLAG

If the user writes the SSPBUF when an acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 9-29: ACKNOWLEDGE SEQUENCE WAVEFORM



. ...

FIGURE 9-30: ACKNOWLEDGE FLOWCHART Idle mode Set ACKEN Force SCL = 0 BRG Yes rollover? No No SCL = 0? Force SCL = 0, Clear ACKEN, Set SSPIF Yes SCL = 0? Reset BRG Drive ACKDT bit (SSPCON2<5>) onto SDA pin, Load BRG with SSPADD<6:0>, start count. No No ACKDT = 1? Yes BRG rollover? Yes SDA = 1? Yes Force SCL = 1 Bus collision detected, Set BCLIF, Release SCL Clear ACKEN SCL = 1? (Clock Arbitration) Load BRG with SSPADD <6:0>, start count.

#### 9.2.14 STOP CONDITION TIMING

A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low . When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one  $T_{BRG}$  (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high


while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later the PEN bit is cleared and the SSPIF bit is set (Figure 9-31).

Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a Stop bit is detected (i.e. bus is free).


#### 9.2.14.14 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 9-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



. ..



#### 9.2.15 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit, or repeated start/stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 9-33).


#### 9.2.16 SLEEP OPERATION

While in sleep mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep ( if the SSP interrupt is enabled).

#### 9.2.17 EFFECTS OF A RESET

A reset disables the SSP module and terminates the current transfer.

FIGURE 9-33: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



. ...

## 9.2.18 MULTI -MASTER COMMUNICATION, BUS COLLISION. AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has TACKEN place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $\rm I^2C$  port to its IDLE state. (Figure 9-34).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the  $\rm I^2C$  bus is free, the user can resume communication by asserting a START condition.

If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins, and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In multi-master mode, the interrupt generation on the detection of start and stop conditions allows the determination of when the bus is free. Control of the I<sup>2</sup>C bus can be TACKEN when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.




FIGURE 9-34: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

## 9.2.18.15 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 9-35).
- b) SCL is sampled low before SDA is asserted low. (Figure 9-36).

During a START condition both the SDA and the SCL pins are monitored.

If

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, and the BCLIF flag is set, and the SSP module is reset to its IDLE state (Figure 9-35).


The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low

while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 9-37). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins is sampled as '0', a bus collision does not occur. At the end of the BRG count the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the START condition, and if the address is the same, arbitration must be allowed to continue into the data portion, REPEATED START, or STOP conditions.

#### FIGURE 9-35: BUS COLLISION DURING START CONDITION (SDA ONLY)



. ..

FIGURE 9-36: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 9-37: BRG RESET DUE TO SDA COLLISION DURING START CONDITION



## 9.2.18.16 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0>, and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e. another master is attempting to transmit a data '0'). If

however SDA is sampled high then the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded, and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete (Figure 9-38).

FIGURE 9-38: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 9-39: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



## 9.2.18.17 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allow to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 9-40).

FIGURE 9-40: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 9-41: BUS COLLISION DURING A STOP CONDITION (CASE 2)



# 9.3 <u>Connection Considerations for I<sup>2</sup>C</u> Bus

For standard-mode  $I^2C$  bus devices, the values of resistors  $R_p$  and  $R_s$  in Figure 9-42 depends on the following parameters

- · Supply voltage
- · Bus capacitance
- Number of connected devices (input current + leakage current).


The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at Vol max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD =  $5V\pm10\%$  and VOL max = 0.4V at 3 mA, R<sub>p min</sub> = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $\emph{R}_{\emph{p}}$  is shown in Figure 9-42. The desired noise margin of 0.1VDD for the low level limits the maximum value of  $\emph{R}_{\emph{s}}$ . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 9-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I<sup>2</sup>C mode (master or slave).

#### FIGURE 9-42: SAMPLE DEVICE CONFIGURATION FOR I<sup>2</sup>C BUS



J 1:

NOTES:

# 10.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISC<7:6>, have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

#### FIGURE 10-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC bit7	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	CSRC: Clo	ck Source	Select bit					
	Asynchron Don't care	ous mode						
	Synchrono 1 = Master 0 = Slave n	mode (Clo			ally from BR ce)	G)		
bit 6:	<b>TX9</b> : 9-bit 7 1 = Selects 0 = Selects	9-bit trans	mission					
bit 5:	<b>TXEN</b> : Trar 1 = Transm 0 = Transm Note: SREI	it enabled it disabled		EN in SYI	NC mode.			
bit 4:	SYNC: USA 1 = Synchr 0 = Asynch	onous mod	le					
bit 3:	Unimplem	ented: Rea	ad as '0'					
bit 2:	BRGH: Hig	h Baud Ra	te Select bi	t				
	Asynchron	peed						
	0 = Low sp Synchrono Unused in	us mode						
bit 1:	TRMT: Tran 1 = TSR er 0 = TSR fu	npty	Register St	atus bit				
bit 0:	TYOD: Oth	hit of transi	mit data. Ca	n he nari	ity hit			

D 1:

#### FIGURE 10-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 R-x SPEN RX9 **FERR** RX9D R = Readable bit SREN CREN ADDEN **OERR** W = Writable bit bit7 bit0 U = Unimplemented bit, read as '0' - n =Value at POR reset bit 7: SPEN: Serial Port Enable bit 1 = Serial port enabled (Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins) 0 = Serial port disabled bit 6: **RX9**: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit bit 5: Asynchronous mode Don't care Synchronous mode - master 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode - slave Unused in this mode bit 4: **CREN**: Continuous Receive Enable bit Asynchronous mode 1 = Enables continuous receive 0 = Disables continuous receive Synchronous mode 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3: **ADDEN:** Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1)1 = Enables address detection, enable interrupt and load of the receive burffer when RSR<8> is set 0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit bit 2: **FERR**: Framing Error bit 1 = Framing error (Can be updated by reading RCREG register and receive next valid byte) 0 = No framing error **OERR**: Overrun Error bit 1 = Overrun error (Can be cleared by clearing bit CREN) 0 = No overrun error RX9D: 9th bit of received data (Can be parity bit) bit 0:

#### 10.1 <u>USART Baud Rate Generator (BRG)</u>

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined.

Example 10-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

# EXAMPLE 10-1: CALCULATING BAUD RATE ERROR

Desired Baud rate = Fosc / (64 (X + 1))9600 = 16000000 /(64 (X + 1)) X = |25.042| = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)

Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register, causes the BRG timer to be reset (or cleared), this ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 10-1 BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

#### TABLE 10-2 REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG	Baud Ra	ate Gen	erator Re	egister		0000 0000	0000 0000			

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

- 11

#### TABLE 10-3 BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 ľ	ИНz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255

	Fosc =	5.0688 MI	Hz	4 MHz			3.579545	MHz		1 MHz			32.768 kHz		
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	100	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

### TABLE 10-4 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	FOSC = 20 MHz		SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 I	MHz	SPBRG
RATE		%	value		%	value		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

	Fosc =	5.0688 MI	Hz	4 MHz			3.57954	5 MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	1	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

\_ \_\_\_\_

### TABLE 10-5 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	FOSC = 2	0 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH	z % ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

BAUD	Fosc = 5	5.068 MHz	SPBRG	4 MHz		SPBRG	3.579 MI	Ηz	SPBRG	1 MHz		SPBRG	32.768 I	кНz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
(1.1)			(======)			(======)			(======)			(======,			(======
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

#### 10.2 **USART Asynchronous Mode**

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

#### 10.2.1 **USART ASYNCHRONOUS TRANSMITTER**

The USART transmitter block diagram is shown in Figure 10-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcy), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- Note 1: The TSR register is not mapped in data memory so it is not available to the user.
- Note 2: Flag bit TXIF is set when enable bit TXEN

Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 10.1)
- Enable the asynchronous serial port by clearing 2. bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- If 9-bit transmission is desired, then set transmit bit TX9.
- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts trans-7. mission).






FIGURE 10-3: USART TRANSMIT BLOCK DIAGRAM

### FIGURE 10-4: ASYNCHRONOUS TRANSMISSION



### FIGURE 10-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



### TABLE 10-6 REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	′	Valu all o Res	ther
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
19h	TXREG	USART Trar	nsmit Re	gister				-		0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate Generator Register								0000	0000	0000	0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

#### 10.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 10-6. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

The USART module has a special provision for multi-processor communication. When the RX9 bit is set in the RCSTA register, 9-bits are received and the ninth bit is placed in the RX9D status bit of the RSTA register. The port can be programmed such that when the stop bit is received, the serial port interrupt will only be activated if the RX9D bit = 1. This feature is enabled by setting the ADDEN bit RCSTA<3> in the RCSTA register. This feature can be used in a multi-processor system as follows:

A master processor intends to transmit a block of data to one of many slaves. It must first send out an address byte that identifies the target slave. An address byte is identified by the RX9D bit being a '1' (instead of a '0' for a data byte). If the ADDEN bit is set in the slave's RCSTA register, all data bytes will be ignored. However, if the ninth received bit is equal to a '1', indicating that the received byte is an address, the slave will be interrupted and the contents of the RSR register will be transferred into the receive buffer. This allows the slave to be interrupted only by addresses, so that the slave can examine the received byte to see if it is addressed. The addressed slave will then clear its ADDEN bit and prepare to receive data bytes from the master.

When ADDEN is set, all data bytes are ignored. Following the STOP bit, the data will not be loaded into the receive buffer, and no interrupt will occur. If another byte is shifted into the RSR register, the previous data byte will be lost.

The ADDEN bit will only take effect when the receiver is configured in 9-bit asynchronous mode.

The receiver block diagram is shown in Figure 10-6.


Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

### 10.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


Steps to follow when setting up an Asynchronous Reception with Address Detect Enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- · Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.
- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register, to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer, and interrupt the CPU.

### FIGURE 10-6: USART RECEIVE BLOCK DIAGRAM




### FIGURE 10-7: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT



. .

### FIGURE 10-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST



### TABLE 10-7 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART Red	eive Regi	ster						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate (	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

D 1:

### 10.3 <u>USART Synchronous Master Mode</u>

In Synchronous Master mode, the data is transmitted in a half-duplex manner i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

### 10.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 10-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

- Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

TABLE 10-8 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tra	ansmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.


Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

. .

### FIGURE 10-9: SYNCHRONOUS TRANSMISSION



### FIGURE 10-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



### 10.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 10.1)
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.

- Ensure bits CREN and SREN are clear.
- If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 7. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.


TABLE 10-9 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART Re	eceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

FIGURE 10-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



### 10.4 USART Synchronous Slave Mode

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

### 10.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIE.
- If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

### 10.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h)

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

\_ \_\_\_\_

### TABLE 10-10 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tra	ansmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	aud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

### TABLE 10-11 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCRE G	USART R	eceive Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

\_ I:

NOTES:

# 11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the 28-pin devices, and eight for the other devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. This A/D conversion, of the analog input signal, results in a corresponding 10-bit digital number.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Figure 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference) or as digital I/O.

### FIGURE 11-1: ADCONO REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	00 = FOSO 01 = FOSO 10 = FOSO	c/2 c/8 c/32	/D Convers		Select bits			
bit 5-3:	110 = cha	unnel 0, (F unnel 1, (F unnel 2, (F unnel 3, (F unnel 4, (F unnel 5, (F unnel 6, (F	RAO/ANO) RA1/AN1) RA2/AN2) RA3/AN3)	)) ()	its			
bit 2:	GO/DONE	Ē: A/D Co	nversion S	status bit				
		onversion onversion			this bit starts			dware when the A/D conver-
bit 1:	Unimplen	nented: F	Read as '0'					
bit 0:	ADON: A/	D On bit						

D 1:

### FIGURE 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

 U-0
 U-0
 R/W-0
 U-0
 R/W-0
 R/W-0
 R/W-0
 R/W-0

 ADFM
 —
 —
 —
 PCFG3
 PCFG2
 PCFG1
 PCFG0

 bit7
 bit0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7: ADFM: A/D Result format select

1 = Right Justified. 6 most significant bits of ADRESH are read as '0'. 0 = Left Justified. 6 least significant bits of ADRESL are read as '0'.

bit 6-4: Unimplemented: Read as '0'

bit 3-0: PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG3: PCFG0	AN7 <sup>(1)</sup> RE2	AN6 <sup>(1)</sup> RE1	AN5 <sup>(1)</sup> RE0	AN4 RA5	AN3 RA3	AN2 RA2	AN1 RA1	AN0 RA0	VREF+	VREF-	CHAN / REFS
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	RA3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	RA3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	RA3	Vss	2/1
011x	D	D	D	D	D	D	D	D	VDD	Vss	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	RA3	RA2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	RA3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	RA3	RA2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	RA3	RA2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	RA3	RA2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	RA3	RA2	1/2

A = Analog input

D = Digital I/O

Note 1: These channels are not available on the 28-pin devices.

The ADRESH:ADRESL registers contains the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 11-3.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine sample time, see Section 11.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:


- 1. Configure the A/D module:
  - Configure analog pins / voltage reference / and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - · Set ADIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared

### OR

- Waiting for the A/D interrupt
- Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

. .

FIGURE 11-3: A/D BLOCK DIAGRAM




. ..

Figure 11-4 shows the conversion sequence, and the terms that are used. Acquisition time is the time that the A/D module's holding capacitor is connected to the external voltage level. Then there is the conversion time of 12 TAD, which is started when the GO bit is set. The

sum of these two times is the sampling time. There is a minimum acquisition time to ensure that the holding capacitor is charged to a level that will give the desired accuracy for the A/D conversion.

### FIGURE 11-4: A/D CONVERSION SEQUENCE



### 11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 11-5. The maximum recommended impedance for analog sources is 10 kW. As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 11-1 shows the calculation of the minimum required acquisition time TACQ.

This calculation is based on the following application system assumptions.

 $\begin{array}{lll} \text{CHOLD} & = & 120 \text{ pF} \\ \text{Rs} & = & 10 \text{ k}\Omega \\ \text{Conversion Error} & \leq & 1/2 \text{ LSb} \end{array}$ 

VDD =  $5V \rightarrow Rss = 7 \text{ k}\Omega$ 

(see graph in Figure 11-5)

Temperature =  $50^{\circ}$ C (system max.) VHOLD = 0V @ time = 0

### **EQUATION 11-1: ACQUISITION TIME**

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

= TAMP + TC + TCOFF

D 1:

### **EQUATION 11-2: A/D MINIMUM CHARGING TIME**

VHOLD =  $(V_{REF} - (V_{REF}/2048)) \cdot (1 - e^{(-T_{C}/C_{HOLD}(R_{IC} + R_{SS} + R_{S}))})$ or Tc =  $-(120 \text{ pF})(1 \text{ k}\Omega + R_{SS} + R_{S}) \ln(1/2047)$ 

### **EXAMPLE 11-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME**


Tacq = Tamp + Tc + Tcoff

Temperature coefficient is only required for temperatures > 25°C.

Tacq =  $2 \mu s + Tc + [(Temp - 25°C)(0.05 \mu s/°C)]$ Tc =  $-CHOLD (RiC + Rss + Rs) \ln(1/2047)$   $-120 pF (1 kΩ + 7 kΩ + 10 kΩ) \ln(0.0004885)$   $-120 pF (18 kΩ) \ln(0.0004885)$   $-2.16 \mu s (-7.6241)$   $16.47 \mu s$ Tacq =  $2 \mu s + 16.47 \mu s + [(50°C - 25°C)(0.05 \mu s/°C)]$   $18.447 \mu s + 1.25 \mu s$   $19.72 \mu s$ 

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
- Note 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **Note 3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.
- **Note 4:** After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

### FIGURE 11-5: ANALOG INPUT MODEL



. ..

### 11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- · Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu$ s.

Table 11-1 and Table 11-2 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 11-1 TAD vs. DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Clock	Source (TAD)		Device Fr	requency	
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz
2Tosc	00	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 μs	6 μs
8Tosc	01	400 ns <sup>(2)</sup>	1.6 µs	6.4 μs	24 μs <sup>(3)</sup>
32Tosc	10	1.6 μs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>
RC	11	2 - 6 μs <sup>(1, 4)</sup>	2 - 6 μs <sup>(1, 4)</sup>	2 - 6 μs <sup>(1, 4)</sup>	2 - 6 μs <sup>(1)</sup>

Legend: Shaded cells are are outside of recommended ranges.

- **Note 1:** The RC source has a typical TAD time of 4 μs.
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - **4:** When the device frequencies is greater than 1 MHz, the RC A/D conversion clock source is only recommended for sleep operation.
  - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

### 11.3 Configuring Analog Port Pins

The ADCON1, and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

\_ I:

#### 11.4 A/D Conversions

Example 11-1 shows how to perform an A/D conversion. The analog pins are configured as analog inputs. The analog references (VREF) are the device VDD and Vss. The A/D interrupt is enabled, and the A/D conversion clock is FRC, with the result being left justified. The conversion is performed on the RAO/ANO pin (channel 0).

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

In Figure 11-6, after the GO bit is set, the first time segmant has a minimum of TCY and a maximum of TAD.


### **EXAMPLE 11-1: A/D CONVERSION**

```
STATUS, RP0
                              ; Select Bank 1
  BCF
          STATUS, RP1
          ADCON1
                             ; Configure A/D inputs
  CLRF
  BSF
          PIE1, ADIE
                             ; Enable A/D interrupts
          STATUS, RPO
                             ; Select Bank 0
  BCF
          11000001
  MOVLW
                             ; RC Clock, A/D is on, Channel 0 is selected
  MOVWF
          ADCON0
  BCF
          PIR1, ADIF
                             ; Clear A/D interrupt flag bit
  BSF
          INTCON, PEIE
                             ; Enable peripheral interrupts
  BSF
          INTCON, GIE
                              ; Enable all interrupts
Ensure that the required sampling time for the selected input channel has elapsed.
Then the conversion may be started.
  BSF
          ADCON0, GO
                              ; Start A/D Conversion
    :
                              ; The ADIF bit will be set and the GO/DONE bit
                              ; is cleared upon completion of the A/D Conversion.
```

### FIGURE 11-6: A/D CONVERSION TAD CYCLES



. ..



#### FIGURE 11-7: FLOWCHART OF A/D OPERATION

### 11.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 11-8 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

### 11.5 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the  $GO/\overline{DONE}$  bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from

SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To allow the conversion to occur during SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.


- 11

#### 11.6 Effects of a Reset

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

FIGURE 11-8: A/D RESULT JUSTIFICATION



### 11.7 A/D Accuracy/Error

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator.

The absolute accuracy specified for the A/D converter includes the sum of all contributions for quantization error, integral error, differential error, full scale error, offset error, and monotonicity. It is defined as the maximum deviation from an actual transition versus an ideal transition for any code. The absolute error of the A/D converter is specified at  $<\pm 1$  LSb for VDD = VREF (over the device's specified operating range). However, the accuracy of the A/D converter will degrade as VREF diverges from VDD.

For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. Quantization error is typically  $\pm$  1/2 LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to increase the resolution of the A/D converter or oversample.

Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the total leakage current and source impedance at the analog input.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out in software.

Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition adjusted by the gain error for each code.

Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.

The maximum pin leakage current is specified in the Device Data Sheet electrical specification parameter #D060.

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be minimized to reduce inaccuracies due to noise and sampling capacitor bleed off.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

### 11.8 Connection Considerations


If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.3V, then the accuracy of the conversion is out of specification.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10  $k\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

### 11.9 Transfer Function

The transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) equals Analog VREF / 1024 (Figure 11-9).





### 11.10 References

A good reference for the undestanding A/D converter is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

TABLE 11-2 REGISTERS/BITS ASSOCIATED WITH A/D

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE						0000 0000	0000 0000
1Eh	ADRESH	A/D Result	Register F	ligh Byte			xxxx xxxx	uuuu uuuu			
9Eh	ADRESL	A/D Result	t Register L	ow Byte						_	_
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	_	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000
85h	TRISA	_	_	PORTA	Data Direction	Register				11 1111	11 1111
05h	PORTA	_	_	PORTA	Data Latch whe		0x 0000	0u 0000			
89h <sup>(1)</sup>	TRISE	IBF	OBF	IBOV PSPMODE — PORTE Data Direction Bits						0000 -111	0000 -111
09h <sup>(1)</sup>	PORTE	_	_						RE0	xxx	uuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers/bits are not available on the 28-pin devices.

NOTES:

# 12.0 SPECIAL FEATURES OF THE CPU

These PICmicros have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- · Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection
- · ID locations
- · In-circuit serial programming
- · Low Voltage Programming
- · In-Circuit Debugger

These devices have a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the  $PICmicro^{TM}$  Mid-Range Reference Manual, (DS33023).

### 12.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

### FIGURE 12-1: CONFIGURATION WORD

CP1 C	P0 BKBUG	-	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0	Register:	CONFIG
bit13												bit0	Address	2007h
bit 13-12 bit 5-4: bit 11: bit 10: bit 9: bit 8:	CP1:CP0: F  11 = Code  10 = 1F00h  10 = 0F00h  01 = 1000h  00 = 0000h  DEBUG: In-  1 = In-Circu  Unimpleme  WRT: Flash  1 = Unprote  0 = Unprote  CPD: Data	to 1FF to 0FF to 1FF to 0FF to 1FF to 0FF Circuit it Debuit Debuit Debuit Debuit Debuit Debuit Debuit Progra ected pected	ion off Fh cod Fh cod Fh cod Fh cod Fh cod Fh cod Ph cod Read as Read as Am Men rogram mory Co	e prote e prote e prote e prote e prote e prote ger Mo isabled nabled, s '1' nory W memor memor	cted (forced (	PIC16F87 PIC16F87 PIC16F87 PIC16F87 PIC16F87 and RB7 and RB7 able be writte not be w	77, 876 74, 873 77, 876 74, 873 77, 876 74, 873 are ge are dec	6) (6) (7) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	to the de	ebuggei I				
bit 7:	0 = Data EB <b>LVP</b> : Low vo 1 = RB3/PG	1 = Code protection off 0 = Data EEPROM memory code protected  LVP: Low voltage programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming												
bit 6:	<b>BODEN</b> : Br 1 = BOR en 0 = BOR dis	own-ou abled							J					
bit 3:	PWRTE: Power-up Timer Enable bit <sup>(1)</sup> 1 = PWRT disabled 0 = PWRT enabled													
bit 2:	<b>WDTE</b> : Wat 1 = WDT er 0 = WDT dis	abled	Timer E	nable l	oit									
bit 1-0:	FOSC1:FO 11 = RC os 10 = HS os 01 = XT osc 00 = LP osc	cillator cillator cillator		r Selec	tion bit	s								
	Enabling Br Ensure the All of the Cl	Power-	up Time	er is en	abled a	anytime I	3rown-	out Res	set is ena	bled.				WRTE.

### 12.2 <u>Oscillator Configurations</u>

### 12.2.1 OSCILLATOR TYPES


The PIC16F87X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

### 12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-2). The PIC16F87X Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 12-3).

FIGURE 12-2: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



Note1:See Table 12-1 and Table 12-2 for recommended values of C1 and C2.

2:A series resistor (RS) may be required for AT strip cut crystals.

FIGURE 12-3: EXTERNAL CLOCK INPUT
OPERATION (HS, XT OR LP
OSC CONFIGURATION)




TABLE 12-1 CERAMIC RESONATORS

Ranges Tested:										
Mode	Freq	OSC2								
XT	455 kHz	68 - 100 pF	68-100 PF							
	2.0 MHz	15 - 68 pF 🦯	15 - 68 pF							
	4.0 MHz	15 - 68 pF \	15 68 pF							
HS	8.0 MHz	10~68 pt	10 - 68 pF							
	16.0 MHz 10-22 pF									
These values are for design guidance only. See										
note	es at bottom of p	oage.								
Resonators Used:										
455 KH2	Panasonic E	FO-A455K04B	± 0.3%							
2:00MHz	Murata Erie (	CSA2.00MG	± 0.5%							
4.0 MHz	Murata Erie (	CSA4.00MG	± 0.5%							
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%									
16.0 MHz	Murata Erie (	CSA16.00MX	± 0.5%							
All reso	nators used did	d not have built-in	capacitors.							

TABLE 12-2 CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR


Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2		
LP	32 kHz	33 pF	33 pF(		
	200 kHz	15 pF	15 PF		
XT	200 kHz	47-68 pF	47-68 pF		
	1 MHz	15 p₹ \	√15 pF		
	4 MHz	15 pe	15 pF		
HS	4 MHz	15 pF			
	8 MHz	15-33 pF	15-33 pF		
	\$0 WHY	15-33 pF	15-33 pF		
These See no	values are fortes at botton	or design guidance m of page.	e only.		
(O) (J	Cryst	als Used			
32 kHz	Epson C-00	01R32.768K-A	± 20 PPM		
200 kHz	STD XTL 2	00.000KHz	± 20 PPM		
1 MHz	ECS ECS-	10-13-1	± 50 PPM		
4 MHz	ECS ECS-4	10-20-1	± 50 PPM		
8 MHz	EPSON CA	-301 8.000M-C	± 30 PPM		
20 MHz	EPSON CA	A-301 20.000M-C	± 30 PPM		

- Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 12-1).
  - 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

### 12.2.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 12-4 shows how the R/C combination is connected to the PIC16F87X.

### FIGURE 12-4: RC OSCILLATOR MODE



#### 12.3 Reset

The PIC16F87X differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on  $\overline{\text{MCLR}}$  reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different reset situations as indicated in Table 12-4. These bits are used in software to determine the nature of the reset. See Table 12-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 12-5.

These devices have a  $\overline{MCLR}$  noise filter in the  $\overline{MCLR}$  reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

- 1:





FIGURE 12-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

### 12.4 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details. For a slow rise time, see Figure 12-6.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions.

FIGURE 12-6: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}/VPP$  pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

### 12.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

### 12.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

### 12.7 Brown-Out Reset (BOR)

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (3.8V - 4.2V range) for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below 4.0V for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

. ..

### 12.8 <u>Time-out Sequence</u>

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 12-7, Figure 12-8, Figure 12-9 and Figure 12-10 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{MCLR}$  is kept low long enough, the time-outs will expire. Then bringing  $\overline{MCLR}$  high will begin execution immediately (Figure 12-9). This is useful for testing purposes or to synchronize more than one PIC16F87X device operating in parallel.

Table 12-5 shows the reset conditions for some special function registers, while Table 12-6 shows the reset conditions for all the registers.

### 12.9 <u>Power Control/Status Register</u> (PCON)

The Power Control/Status Register, PCON has up to two bits, depending upon the device.

Bit0 is Brown-out Reset Status bit,  $\overline{BOR}$ . Bit  $\overline{BOR}$  is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit  $\overline{BOR}$  cleared, indicating a BOR occurred. The  $\overline{BOR}$  bit is a "Don't Care" bit and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word).

Bit1 is  $\overline{POR}$  (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 12-3 TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-	-up	Brown-out	Wake-up from		
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP		
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc		
RC	72 ms	_	72 ms	_		

TABLE 12-4 STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	
0	х	1	1	Power-on Reset
0	х	0	х	Illegal, TO is set on POR
0	х	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 12-5 RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

. . .

TABLE 12-6 INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register		Dev	ices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	873	874	876	877	7 N/A N/A		N/A
TMR0	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	873	874	876	877	0000h	0000h	PC + 1(2)
STATUS	873	874	876	877	0001 1xxx	000q quuu <b>(3)</b>	uuuq quuu(3)
FSR	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	873	874	876	877	0x 0000	0u 0000	uu uuuu
PORTB	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE	873	874	876	877	xxx	uuu	uuu
PCLATH	873	874	876	877	0 0000	0 0000	u uuuu
INTCON	873	874	876	877	0000 000x	0000 000u	uuuu uuuu(1)
PIR1	873	874	876	877	r000 0000	r000 0000	ruuu uuuu(1)
	873	874	876	877	0000 0000	0000 0000	uuuu uuuu(1)
PIR2	873	874	876	877	-r-0 00	-r-0 00	-r-u uu(1)
TMR1L	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	873	874	876	877	00 0000	uu uuuu	uu uuuu
TMR2	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
T2CON	873	874	876	877	-000 0000	-000 0000	-uuu uuuu
SSPBUF	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
CCPR1L	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	873	874	876	877	00 0000	00 0000	uu uuuu
RCSTA	873	874	876	877	0000 000x	0000 000x	uuuu uuuu
TXREG	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
RCREG	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
CCPR2L	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
ADRESH	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	873	874	876	877	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	873	874	876	877	1111 1111	1111 1111	uuuu uuuu
TRISA	873	874	876	877	11 1111	11 1111	uu uuuu

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition, r = reserved maintain clear.

D 1: :

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>3:</sup> See Table 12-5 for reset value for specific condition.


TABLE 12-6 INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Register Devices					Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
TRISB	873	874	876	877	1111 1111	1111 1111	uuuu uuuu
TRISC	873	874	876	877	1111 1111	1111 1111	uuuu uuuu
TRISD	873	874	876	877	1111 1111	1111 1111	uuuu uuuu
TRISE	873	874	876	877	0000 -111	0000 -111	uuuu -uuu
PIE1	873	874	876	877	r000 0000	r000 0000	ruuu uuuu
	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
PIE2	873	874	876	877	-r-0 00	-r-0 00	-r-u uu
PCON	873	874	876	877	qq	uu	uu
PR2	873	874	876	877	1111 1111	1111 1111	1111 1111
SSPADD	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	873	874	876	877	00 0000	00 0000	uu uuuu
TXSTA	873	874	876	877	0000 -010	0000 -010	uuuu -uuu
SPBRG	873	874	876	877	0000 0000	0000 0000	uuuu uuuu
ADRESL	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	873	874	876	877	0- 0000	0- 0000	U- Uuuu
EEDATA	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATH	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADRH	873	874	876	877	xxxx xxxx	uuuu uuuu	uuuu uuuu
EECON1	873	874	876	877	x x000	u u000	u uuuu
EECON2	873	874	876	877			

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition, r = reserved maintain clear.

- Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
  - 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
  - 3: See Table 12-5 for reset value for specific condition.

FIGURE 12-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



D 1:

FIGURE 12-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 12-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 12-10: SLOW RISE TIME (MCLR TIED TO VDD)



. ..

### 12.10 Interrupts

The PIC16F87X family has up to 14 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.


The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit

11

### FIGURE 12-11: INTERRUPT LOGIC



The following table shows which devices have which interrupts.

Device	T0IF	INTF	RBIF	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	EEIF	BCLIF	CCP2IF
PIC16F876/873	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16F877/874	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

#### 12.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION\_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 for details on SLEEP mode.

#### 12.10.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 5.0)

#### 12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

#### 12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, i.e., W register and STATUS register. This will have to be implemented in software.

Example 12-1 stores and restores the W and STATUS registers. The register, W\_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W\_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select bit).
- f) Restores the W and PCLATH registers.

#### **EXAMPLE 12-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM**

```
MOVWF
         W TEMP
                          ;Copy W to TEMP register
SWAPF
         STATUS, W
                          ;Swap status to be saved into W
                          ; bank 0, regardless of current bank, Clears IRP, RP1, RP0
CLRF
         STATUS
MOVWF
         STATUS_TEMP
                          ; Save status to bank zero STATUS_TEMP register
MOVF
         PCLATH, W
                          ;Only required if using pages 1, 2 and/or 3
         PCLATH TEMP
                          ;Save PCLATH into W
MOVWF
CLRF
         PCLATH
                          ;Page zero, regardless of current page
         STATUS, IRP
                          ;Return to Bank 0
MOVF
         FSR, W
                          ;Copy FSR to W
         FSR_TEMP
                          ;Copy FSR from W to FSR_TEMP
MOVWF
:
:(ISR)
MOVF
         PCLATH_TEMP, W
                          ;Restore PCLATH
MOVWF
         PCLATH
                          ; Move W into PCLATH
SWAPF
         STATUS_TEMP,W
                          ;Swap STATUS_TEMP register into W
                          ; (sets bank to original state)
MOVWF
         STATUS
                          ; Move W into STATUS register
SWAPE
         W TEMP,F
                          ;Swap W_TEMP
SWAPF
         W_TEMP,W
                          ;Swap W_TEMP into W
```

. . . .

#### 12.12 Watchdog Timer (WDT)

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.


The WDT can be permanently disabled by clearing configuration bit WDTE (Section 12.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION REG register.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

**Note:** When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

#### FIGURE 12-12: WATCHDOG TIMER BLOCK DIAGRAM



#### FIGURE 12-13: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 12-1 for operation of these bits.

. ...

#### 12.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 12.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External  $\overline{\text{MCLR}}$  Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits in the STATUS register can be used to determine the cause of device reset. The  $\overline{\text{PD}}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{\text{TO}}$  bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP capture mode interrupt.
- 4. Special event trigger (Timer1 in asynchronous mode using an external clock).
- 5. SSP (Start/Stop) bit detect interrupt.
- 6. SSP transmit or receive in slave mode (SPI/I<sup>2</sup>C).
- 7. USART RX or TX (synchronous slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- 9. EEPROM Write operation completion

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:


- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

\_ \_\_\_\_





- Note 1: XT, HS or LP oscillator mode assumed.
  - 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
  - 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
  - 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 12.14 <u>In-Circuit Debugger</u>

When the DEBUG bit in the configuration word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-7 shows which features are consumed by the background debugger.

TABLE 12-7 DEBUGGER RESOURCES

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Last 100h words
Data Memory	TBD

To use the In-Circuit Debugger function of the micro-controller, the design must implement In-Circuit Serial Programming connections to MCLR/Vpp, Vdd, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

#### 12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

#### 12.16 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

#### 12.17 <u>In-Circuit Serial Programming</u>

PIC16F87X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The PIC16F87X devices can be programmed only (no bulk operations such as erase) over the entire VDD operating range using ICSP. Please refer to the PIC16F87X Programming Specification, (DS39025).

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guide, (DS30277B).

#### 12.18 Low Voltage Programming

The LVP bit of the configuration word enables low voltage programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This mode removes the requirement of VIHH to be placed on the  $\overline{\text{MCLR}}$  pin. The LVP bit is normally erased to '1' which enables the low voltage programming. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. VDD is applied to the  $\overline{\text{MCLR}}$  pin during low voltage programming. The device will enter programming mode when a '1' is placed on the RB3/PGM pin.

- Note 1: The high voltage programming mode is always available, regardless of the state of the LVP bit, by applying VIMH to the MCLR pin.
  - While in this mode the RB3 pin can no longer be used as a general purpose I/O pin.
  - 3: VDD must be 5.0V ±10% during erase/program operations while in low voltage programming mode.

If Low-voltage programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. To program the device, VIHH must be placed onto  $\overline{\text{MCLR}}$  during programming. The LVP bit may only be programmed when programming is entered with VIHH on  $\overline{\text{MCLR}}$ . The LVP bit cannot be programmed when programming is entered with RB3/PGM.

It should be noted, that once the LVP bit is programmed to 0, only the high voltage programming mode is available and only high voltage programming mode can be used to program the device.

D 1:

NOTES:

#### 13.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 13-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 13-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 13-1 OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 13-2 lists the instructions recognized by the MPASM assembler.

Figure 13-1 shows the general formats that the instructions can have.


**Note:** To maintain upward compatibility with future PIC16CXXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

Ovhk

where h signifies a hexadecimal digit.

# FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

. .. .

TABLE 13-2 PIC16CXXX INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode	)	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND COI	NTROL OPERATIONS							Į.
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z	
		I/O register is modified as a function of itself / a a							

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

D 1:

<sup>2:</sup> If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

#### 14.0 DEVELOPMENT SUPPORT

#### 14.1 Development Tools

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB™-ICE Real-Time In-Circuit Emulator
- ICEPIC™ Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE® II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH<sup>®</sup>-MP)
- KEELOQ<sup>®</sup> Evaluation Kits and Programmer

# 14.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows<sup>®</sup> 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed reange of the PICmicro MCU.

#### 14.3 <u>ICEPIC: Low-Cost PICmicro</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium™ based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

#### 14.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

#### 14.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

#### 14.6 <u>SIMICE Entry-Level Hardware</u> Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLABTM-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can

- I:

provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

### 14.7 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

### 14.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## 14.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II program-

mer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

#### 14.10 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
  - editor
  - emulator
  - simulator
- A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- Extensive on-line help

#### MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

#### 14.11 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

. ...

MPASM allows full symbolic debugging from MPLAB-ICE, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

#### 14.12 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 14.13 MPLAB-C17 Compiler

The MPLAB-C17 Code Development System is a complete ANSI 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

### 14.14 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's fuzzyLAB<sup>TM</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

# 14.15 <u>SEEVAL® Evaluation and Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

#### 14.16 <u>Keeloq® Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

. ...

TABLE 14-1 DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C4X PIC17C7XX	24CXX 25CXX 93CXX	HCS200 HCS300 HCS301
for Products MPLAB™-ICE	>	`	`	>	>	>	`	>	>	,		
ICEPIC™ Low-Cost In-Circuit Emulator			>	>	>	>	`	>				
	>	>	`	`	>	`	>	>	>	`		
MPLAB™ C17* Compiler									>	>		
fuzzyTECH®-MP Explorer/Edition OFuzzy Logic Dev. Tool	>	>	`	`	>	`	>	>	>			
Total Endurance™ Software Model											<i>&gt;</i>	
PICSTART®Plus Low-Cost Universal Dev. Kit	<b>&gt;</b>	<b>&gt;</b>	<b>&gt;</b>	<i>&gt;</i>	<b>&gt;</b>	>	<i>&gt;</i>	<b>&gt;</b>	>	<b>&gt;</b>		
PRO MATE <sup>®</sup> II Universal Programmer	>	>	<b>&gt;</b>	<b>,</b>	`	>	>	>	>	>	<i>&gt;</i>	>
KEELOQ® Programmer												>
SEEVAL® Designers Kit											>	
SIMICE	>		`									
		`										
PICDEM-1			`	`			>		>			
					`	>						
								>				
NELOQ® Evaluation Kit												>
KEELOQ Transponder Kit												>

#### 15.0 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

Ambient temperature under bias55 to +125°C
Storage temperature65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss
Voltage on MCLR with respect to Vss (Note 2)
Voltage on RA4 with respect to Vss
Total power dissipation (Note 1)
Maximum current out of Vss pin
Maximum current into VDD pin
Input clamp current, Iik (Vi < 0 or Vi > VDD)±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)±20 mA
Maximum output current sunk by any I/O pin
Maximum output current sourced by any I/O ptn
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)
Maximum current sunk by PORTC and RORTD (combined) (Note 3)
Maximum current sourced by PORTC and PORTD (combined) (Note 3)
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD - VOH) x IOH} + $\Sigma$ (VOI x IOL)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling

this pin directly to Vss.

Note 3. PORTD and PORTE are not implemented on the 28-pin devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 15-1 CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16F873-04 PIC16F874-04 PIC16F876-04 PIC16F877-04	PIC16F873-20 PIC16F874-20 PIC16F876-20 PIC16F877-20	PIC16LF873-04 PIC16LF874-04 PIC16LF876-04 PIC16LF877-04
RC	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.0V to 5.5V IDD: 3.8 mA max: at 3.6V IPD: 5 μA max at 3V Freq: 4 MHz max:
хт	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VpD 2.0V to 5.5V IDD: 3:8 mA max. at 3.0V IpD: 5 μA max. at 3V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max	VDD: 4.5V to 5.5V IPD: 20 mA max. at 5.5V IPD: 1.5 µA txp. at 4.5V Freq): 20 MHz max.	Not recommended for use in HS mode
LP	VDD: 4.0V to 5.5V IDD: 52.5 µA typ. at 32 kHz 4.0V IPD: 0.9 µA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	VDD: 2.0V to 5.5V IDD: 48 μA max.     at 32 kHz, 3.0V IPD: 5.0 μA max.     at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

**Note:** This is an advanced copy of the data sheet and therefore the contents and specifications are subject to change based on device characterization.

. ...

# 15.1 <u>DC Characteristics:</u> <u>PIC16F873/874/876/877-04 (Commercial, Industrial)</u> <u>PIC16F873/874/876/877-20 (Commercial, Industrial)</u>

DC CHA	ARACTERISTICS		<b>Standa</b> Operati	-		ure -4	litions (unless otherwise stated)  0°C ≤ TA ≤ +85°C for industrial and  C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	5.5 5.5	V V	XT, RC and LP esc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05		-\	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled
D010	Supply Current (Note 2,5)	NDD .		2.0	5	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	$\Delta$ lbor	-	85	200	μА	BOR enabled VDD = 5.0V
D020	Power-down Current	IPD	-	10.5	42	μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C
D021	(Note 3,5)		-	1.5	16	μΑ	VDD = 4.0V, WDT disabled, -0°C to +70°C
D021A\ D021B			-	1.5 2.5	19 19	μA μA	VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C
D023*	Brown-out Reset Current (Note 6)	ΔIBOR	-	85	200	μA	BOR enabled VDD = 5.0V

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD: WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

D 1:

#### 15.2 DC Characteristics: PIC16LF873/874/876/877-04 (Commercial, Industrial)

DC CHA	RACTERISTICS			ard Ope	•	_	itions (unless otherwise stated)  °C ≤ TA ≤ +85°C for industrial and  C ≤ TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.0	-	5.5	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	Wms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	4.3	/ /X	BODEN bit in configuration word enabled
D010	Supply Current (Note 2,5)	IDD		2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A				20	48	μА	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015*	Brown-out Reset Current (Note 6)	ΔIBOR	-	85	200	μΑ	BOR enabled VDD = 5.0V
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C
D021	(Note 3,5)		-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C
D02\(\)A <			-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C
D023*\	Brown-out Reset Current (Note 6)	Δlbor	-	85	200	μΑ	BOR enabled VDD = 5.0V

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

# 15.3 <u>DC Characteristics:</u> <u>PIC16F873/874/876/877-04 (Commercial, Industrial PIC16F873/874/876/877-20 (Commercial, Industrial)</u>

PIC16LF873/874/876/877-04 (Commercial, Industrial)

		Standard Operating Conditions (unless otherwise stated)									
		Operating temperature -40°C ≤ TA ≤ +85°C for industrial and									
DC CHA	RACTERISTICS	•	•		0°C	≤٦	「A ≤ +70°C for commercial				
		Operati	ing voltage	e Vdd	range as	describ	ped in DC spec Section 15.1 and				
		Section	15.2.								
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions				
No.											
	Input Low Voltage					,					
	I/O ports	VIL			,	h					
D030	with TTL buffer		Vss	-	0.15VDD	/ V	For entire VDD range				
D030A			Vss	- /	√y8.Ø	///	$4\sqrt{5}$ $\leq$ VDD $\leq$ 5.5V				
D031	with Schmitt Trigger buffer		Vss	\ -	(0.2\d	V)					
D032	MCLR, OSC1 (in RC mode)		Vss	\ /- '	0;2VpD	\ V~					
D033	OSC1 (in XT, HS and LP)		Vss \	<b>\\-\</b>	Ø.3VDD	V	Note1				
	Ports RC3 and RC4		/ //	X // ,							
D034	with Schmitt Trigger buffer		\ Ksà\	()	0.3VDD	V	For entire VDD range				
D034A	with SMBus	\	-0.5	<u> </u>	0.6	V	for VDD = 4.5 to 5.5V				
	Input High Voltage										
	I/O ports	WH	}	-							
D040	with TTL buffer		2.0	-	VDD		4.5V ≤ VDD ≤ 5.5V				
D040A			0.25VDD	-	Vdd	V	For entire VDD range				
			+ 0.8V								
D041			0.01/00		1/00	.,	For outing VDD years				
D041 D042	with Schmitt Trigger buffer		0.8VDD 0.8VDD	-	Vdd Vdd	V V	For entire VDD range				
D042 D042A	OSC1 (XT, HS and LP)		0.8VDD	-	VDD	V	Note1				
D042A	OSC1 (X1, HS and LP)		0.7 VDD	-	VDD	V V	INOTE I				
D043	Ports RC3 and RC4		0.9700	-	VDD	\ \					
D044	with Schmitt Trigger buffer		0.7VDD	_	VDD	V	For entire VDD range				
D044A	with SMBus		1.4	[	5.5		for VDD = 4.5 to 5.5V				
D044A	PORTB weak pull-up current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS				
D070	Input Leakage Current	IFOND	30	230	700	μΑ	VDD = 5V, VFIIV = V33				
	(Notes 2, 3)										
D060	I/O ports	l IIL	_	_	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-imped-				
						"" '	ance				
D061	MCLR, RA4/T0CKI		_	-	±5	μA	Vss ≤ Vpin ≤ Vdd				
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc				
						'	configuration				
	1										

<sup>\*</sup> These parameters are characterized but not tested.

. ..

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F87X be driven with external clock in RC mode.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as current sourced by the pin.

		Standa	rd Opera	tina C	ondition	s (unle	ess otherwise stated)			
		Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and								
DC CHA	RACTERISTICS	Opolai.	ng tompo	. a.a. o	0°C		ΓA ≤ +70°C for commercial			
		Operati	ng voltage	e Vdd			bed in DC spec Section 15.1 and			
		Section			Ü		·			
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions /			
No.		-		• • •						
	Output Low Voltage									
D080	I/O ports	VOL	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C			
D080A			-	-	0.6	V	IOL = 7.0  mA, VDD = 4.5V, -40°C to +125°C			
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	/\	IOL = 1.6 mA, NDD = 4.5V, -40°C to +85°C			
D083A			-	- <	0.6	W,	OL = 1.2 mA, VDD = 4.5V, -40°C to +125°C			
	Output High Voltage		,							
D090	I/O ports (Note 3)	Vон	VDB-0.7	1/	/-/	V	IOH = $-3.0 \text{ mA}$ , VDD = $4.5 \text{V}$ , $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			
D090A			VPD -\0.\X	(3)	_	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C			
D092	OSC2/CLKOUT (RC osc eonfig)		VDD 30.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C			
D092A			VDD - 0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C			
D150*	Open-Drain High Voltage	Vod	-	-	8.5	V	RA4 pin			
			-	_			•			
<	Capacitive Loading Specs on Quiput Pins									
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15	pF	In XT, HS and LP modes when exter nal clock is used to drive OSC1.			
D101	All I/O pins and OSC2 (in RC	Cio	-	-	50	pF				
D102	mode) SCL, SDA in I <sup>2</sup> C mode	Св	-	-	400	pF				
	Data EEPROM Memory									
D120	Endurance	ED	100K	_	_	E/W	25°C at 5V			
D121	VDD for read/write	VDRW	Vmin	_	5.5	V	Using EECON to read/write			
-							Vmin = min operating voltage			
D122	Erase/write cycle time	TDEW	-	4	10	ms				
	Program FLASH Memory									
D130	Endurance	EР	1000	-	-	E/W	25°C at 5V			
D131	VDD for read	VPR	Vmin	-	5.5	V	Vmin = min operating voltage			
D132	VDD for erase/write	VPEW	4.5	-	5.5	V	using ICSP port			
D132a	VDD for erase/write		Vmin	-	5.5	V	using EECON to read/write, Vmin =			

\* These parameters are characterized but not tested.

Erase/Write cycle time

D133

**T**PEW

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

4

10


ms

min operating voltage


- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16F87X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

#### 15.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:



#### FIGURE 15-1: LOAD CONDITIONS



. . . .

FIGURE 15-2: EXTERNAL CLOCK TIMING




TABLE 15-2 EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							v
	Fosc	External CLKIN Frequency	DC	7	14	MHz	XT and RC osc mode
		(Note 1)	DC,	/ + /	\ 4	MHz	HS osc mode (-04)
			/ DC/	(	20	MHz	HS osc mode (-20)
			/pd/	$// \neq \wedge$	200	kHz	LP osc mode
		Oscillator Frequency	be	) —	4	MHz	RC osc mode
		(Note 1)	\0\1\		4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
	)) \	Oscillator Period	250	_	_	ns	RC osc mode
\ \		(Note 1)	250	_	10,000	ns	XT osc mode
\			250	_	250	ns	HS osc mode (-04)
\			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

. ..

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 15-3: CLKOUT AND I/O TIMING




TABLE 15-3 CLKOUT AND 1/Q TIMING REQUIREMENTS

Param	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
No.								
10*	TosH2ckL	OSC11 to OLKOUT↓		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1 to CLKOUT1		<del></del>	75	200	ns	Note 1
12*/	TckR \	CLKOUT rise time		_	35	100	ns	Note 1
13* >	TckF	LKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	d	_	_	0.5Tcy + 20	ns	Note 1
15*	7ioV2ckH	Port in valid before CLKOU	JT ↑	Tosc + 200	_		ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT	$\uparrow$	0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	50	150	ns	
18*	TosH2iol	OSC1↑ (Q2 cycle) to	Standard (F)	100	_		ns	
		Port input invalid (I/O in hold time)	Extended (LF)	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 (	(I/O in setup time)	0	_		ns	
20*	TioR	Port output rise time	Standard (F)	_	10	40	ns	
			Extended (LF)	_	_	80	ns	
21*	TioF	Port output fall time	Standard (F)	_	10	40	ns	
			Extended (LF)	_	_	80	ns	
22††*	Tinp	INT pin high or low time		Tcy	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	Tcy	_		ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 15-5: BROWN-OUT RESETTIMING




TABLE 15-4 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

	`	<u> </u>					
Parameter <	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	VDD ≤ BVDD (D005)

<sup>\*</sup> These parameters are characterized but not tested.

. . .

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 15-6: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 15-5 TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param	Sym	Characteristic			Min	Typ†	Max	Units	Conditions
No.			$\overline{}$						
40*	Tt0H	TOCKI Nigh Pulse V	Vidth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	TtOL >	TOCKI Low Pulse W	'idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42* \	Tt0P	DOCKI Period		No Prescaler	Tcy + 40	_	_	ns	
				With Prescaler	Greater of:	-	—	ns	N = prescale value
					20 or <u>Tcy + 40</u>				(2, 4,, 256)
45*	Tt1H	T4 CKL Llimb Time	Com abranava D	   1	N 0.5Tcy + 20	_	_		Must also meet
45	ш	T1CKI High Time	Synchronous, P Synchronous,	PIC16 <b>F</b> 7X	0.51CY + 20 15	_	_	ns ns	parameter 47
			Prescaler =	PIC16 <b>LF</b> 7X	25			ns	Parameter 47
			2,4,8	FIC IOLF/X	25		_	115	
			Asynchronous	PIC16F7X	30	<u> </u>	_	ns	
				PIC16 <b>LF</b> 7X	50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, P		0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	PIC16 <b>F</b> 7X	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 <b>LF</b> 7X	25	_	_	ns	
			Asynchronous	PIC16F7X	30	—	_	ns	
				PIC16 <b>LF</b> 7X	50	—	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 <b>F</b> 7X	Greater of:	-	_	ns	N = prescale value
					30 OR TCY + 40				(1, 2, 4, 8)
				DIO40LETY	N				NI
				PIC16 <b>LF</b> 7X	Greater of: 50 OR TCY + 40				N = prescale value (1, 2, 4, 8)
					N				(1, 2, 4, 0)
			Asynchronous	PIC16 <b>F</b> 7X	60	<u> </u>	_	ns	
			,	PIC16 <b>LF</b> 7X	100	_	_	ns	
	Ft1	Timer1 oscillator inp	out frequency ran	nge	DC	l —	200	kHz	
		(oscillator enabled b							
48	TCKEZtmr1	Delay from external			2Tosc	_	7Tosc	_	

<sup>\*</sup> These parameters are characterized but not tested.

D 1: :

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 15-6 CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_		ns	
		input low time		Standard(F)	10	_	_	ns	
			With Prescaler	Extended(LF)	20	_		ns	
51*	TccH	1 00 1 9mg 001 2 1	No Prescaler		0.5Tcy + 20	_		ns	
		input high time		Standard(F)	10	_		ns	
			With Prescaler	Extended(LF)	20	_	_	ns	
52* \	TccP	CCP1 and CCP2 inp	out period		3Tcy + 40 N		_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 ou	tput rise time	Standard(F)	_	10	25	ns	
				Extended(LF)	_	25	45	ns	
54*	TccF	CCP1 and CCP2 ou	tput fall time	Standard(F)	_	10	25	ns	
				Extended(LF)	_	25	45	ns	

<sup>\*</sup> These parameters are characterized but not tested.

These parameters are for design guidance only and are not tested.

\_ \_\_\_\_

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated.




FIGURE 15-8: PARALLEL SLAVE PORT TIMING (40-PIN DEVICES ONLY)


PARALLEL SLAVE PORT REQUIREMENTS (40-PIN DEVICES ONLY) **TABLE 15-7** 

Parameter	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
No.								
62	TdtV2wrH	Data in valid before WR1 or CS1 (setup time)			_	_	ns	
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		25	_	_	ns	Extended
								Range Only
63*	TwrH2dtl	WR ↑ or CS↑ to data–in invalid (hold time)	Standard(F)	20	_	_	ns	
			Extended(LF)	35	_	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data–out valid		—	_	80	ns	
				—	_	90	ns	Extended
								Range Only
65	TrdH2dtl	RD↑ or CS↓ to data–out invalid	data-out invalid			30	ns	


These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.











D 1:





### FIGURE 15-12: SPI SLAVE MODE THING CKE = 1)




\_ \_\_\_\_

**SPI MODE REQUIREMENTS TABLE 15-8** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns	
71*	TscH	SCK input high time (slave mode)	Tcy + 20	_	_	ns	
72*	TscL	SCK input low time (slave mode)	Tcy + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100	_	_	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	_	_	ns	
75*	TdoR	SDO data output rise time	_	10	25	ns	1
76*	TdoF	SDO data output fall time	_	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impedance	10	_	50	ns	1
78*	TscR	SCK output rise time (master mode)	_	10	25	ns	
79*	TscF	SCK output fall time (master mode)	_	10	25	ns	·
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge			50	ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge	Tcy	F	$\rightarrow$	ns	
82*	TssL2doV	SDO data output valid after \$\overline{SS}\$\right\\ edge	1		50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5TcY.≠ 40	_	_	ns	

### FIGURE 15-13: I<sup>2</sup>C BUS START/STOP BITS TIMING




I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS **TABLE 15-9** 

Parameter	Sym	Characteristic		Min	Тур	Max	Units	Conditions
No.								
90	Tsu:sta	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	_	_	115	condition
91	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock
		Hold time	400 kHz mode	600	_	_	115	oulse is generated
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_	115	
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_	115	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. tested.

#### FIGURE 15-14: I<sup>2</sup>C BUS DATA TIMING



#### TABLE 15-10 I<sup>2</sup>C BUS DATA REQUIREMENTS


Parameter	Sym	Characteristic		Min	Max	Units	Conditions
No.							
100	THIGH	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
101	TLOW	Clock low time	100 kHz mode	4.7	_	μѕ	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μѕ	Device must operate at a minimum of 10 MHz
		$\triangleright$	SSP Module	1.5TcY	_		
102	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	Tsu:dat	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
		time	400 kHz mode	0.6	_	μs	
109	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μѕ	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

\_ \_\_\_\_

#### FIGURE 15-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




#### TABLE 15-11 USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	Standard(F)	_	_	80	ns	1
		Clock high to data out valid	Extended(LF)	_	_	100	ns	
121	Tckrf	Clock out rise time and fall time	Standard(F)	_	_	45	ns	
		(Master Mode)	Extended(LF)	_	-<	(50)	Lns	
122	Tdtrf	Data out rise time and fall time	Standard(F)			45	ns	
			Extended(LF)	_\ ,	X	50	ńs	

<sup>†:</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design goidance only and are not tested.

### FIGURE 15-16: USART SYNCHRONOUS RECEIVE (MASTER) SLAVE) TIMING



### TABLE 15-12 USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK ↓ (DT setup time)	15	_		ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_		ns	

<sup>†:</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 15-13 PIC16F873/874/876/877-04 (COMMERCIAL, INDUSTRIAL)
PIC16F873/874/876/877-20 (COMMERCIAL, INDUSTRIAL)
PIC16LF873/874/876/877-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		_		10-bits	bit	VREF = VDD = 5.12V, VSS VAIN ≤ VREF
A03	EIL	Integral linearity error		_		< ± 1	LSb	VREF = VDD = 5.12V, VSS < VAIN < VREF
A04	EDL	Differential linearity err	or	_		< ± 1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A06	Eoff	Offset error		_		± 1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A07	Egn	Gain error				< ‡ 1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A10	_	Monotonicity		(+)	guaranteed	_	_	Vss ≤ Vain ≤ Vref
A20	VREF	Reference voltage (VR	EF+ - VREF-	Rok		VDD + 0.3	V	Absolute minimum electrical spec. To ensure 10-bit accuracy.
A21	VREF+		1	AVDD - 2.5V		AVDD + 0.3V	V	
A22	VREF-	Reference voltage low		AVss - 0.3V		VREF+ - 2.0V	V	
A25	VAIN	Analog input voltage		Vss - 0.3		VREF + 0.3	V	
A30	ZAIN	Redommended impeda analog voltage source	ance of	_	_	10.0	kΩ	
A40	IAD	AXD conversion cur-	Standard	_	220	_	μΑ	Average current consumption
		rent (VDD)	Extended	_	90	_	μΑ	when A/D is on. (Note 1)
A50	IREF	VREF input current (No	te 2)	10	_	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 10.1.
	<b>T</b> 1		to dead by the other	_	_	10	μΑ	During A/D Conversion cycle

<sup>\*</sup> These parameters are characterized but not tested.


Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

. ...

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 15-17: A/D CONVERSION TIMING



### TABLE 15-14 A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	Standard(F)	1.6		_	μs	Tosc based, VREF ≥ 3.0V
			Extended(LF)	3.0	_	_	μs	Tosc based, VREF full range
			Standard(F)	2.0	4.0	6.0	μs	A/D RC Mode
	( ( (		Extended(LF)	3.0	6.0	9.0	μs	A/D RC Mode
131	Tenv	Conversion time (not ind (Note 1)	cluding S/H time)		_	12	TAD	
132	TACQ	Acquisition time		Note 2	40	_	μs	
				10*	ı	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	Tgo	Q4 to A/D clock start		_	Tosc/2 §	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.
- Note 1: ADRES register may be read on the following Tcy cycle.
  - 2: See Section 10.1 for min conditions.

J 1:

# 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **out-side specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25°C. 'Max' or 'min' represents (mean + 3 $\sigma$ ) or (mean - 3 $\sigma$ ) respectively, where  $\sigma$  is standard deviation, over the whole temperature range.

Graphs and Tables not available at this time.

\_ \_\_\_\_

NOTES:

#### 17.0 PACKAGING INFORMATION

#### 17.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



28-Lead SOIC



#### Example



#### Example



Legen	MMM :k	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured
		O = Outside Vendor
		C = 5" Line
		S = 6" Line
		H = 8" Line
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which
		part was assembled
Note:	In the event the full Microchip part number cannot be marked on one line, it will	
	be carried over to the next line thus limiting the number of available characters	
	for customer specific information.	

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

. .. .

#### Package Marking Information (Cont'd)

#### 40-Lead PDIP



#### Example




#### 44-Lead TQFP



#### Example




#### 44-Lead MQFP



#### Example




#### 44-Lead PLCC



#### Example



# 17.2 K04-070 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil




Units			INCHES*		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		28			28	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.019	0.022	0.41	0.48	0.56
Upper Lead Width	B1 <sup>†</sup>	0.040	0.053	0.065	1.02	1.33	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	Α	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.070	0.090	0.110	1.78	2.29	2.79
Base to Seating Plane	A2	0.015	0.020	0.025	0.38	0.51	0.64
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D <sup>‡</sup>	1.345	1.365	1.385	34.16	34.67	35.18
Molded Package Width	E <sup>‡</sup>	0.280	0.288	0.295	7.11	7.30	7.49
Radius to Radius Width	E1	0.270	0.283	0.295	6.86	7.18	7.49
Overall Row Spacing	eВ	0.320	0.350	0.380	8.13	8.89	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

- \* Controlling Parameter.
- <sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."
- <sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

. ..

# 17.3 K04-052 28-Lead Plastic Small Outline (SO) - Wide, 300 mil



Units			INCHES*		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D <sup>‡</sup>	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E <sup>‡</sup>	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	Β <sup>†</sup>	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


<sup>\*</sup> Controlling Parameter.

D 1: :

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

## 17.4 K04-016 40-Lead Plastic Dual In-line (P) - 600 mil




Units			INCHES*		MILLIMETERS		
Dimension Limits		MIN	MOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		40			40	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.018	0.020	0.41	0.46	0.51
Upper Lead Width	B1 <sup>†</sup>	0.045	0.050	0.055	1.14	1.27	1.40
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.009	0.010	0.011	0.23	0.25	0.28
Top to Seating Plane	Α	0.110	0.160	0.160	2.79	4.06	4.06
Top of Lead to Seating Plane	A1	0.073	0.093	0.113	1.85	2.36	2.87
Base to Seating Plane	A2	0.020	0.020	0.040	0.51	0.51	1.02
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D <sup>‡</sup>	2.013	2.018	2.023	51.13	51.26	51.38
Molded Package Width	E <sup>‡</sup>	0.530	0.535	0.540	13.46	13.59	13.72
Radius to Radius Width	E1	0.545	0.565	0.585	13.84	14.35	14.86
Overall Row Spacing	еВ	0.630	0.610	0.670	16.00	15.49	17.02
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

- \* Controlling Parameter.
- <sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."
- <sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

\_ \_\_\_\_

# 17.5 K04-076 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.1 mm Lead Form



Units			INCHES		MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.031			0.80	
Number of Pins	n		44			44	
Pins along Width	n1		11			11	
Overall Pack. Height	Α	0.039	0.043	0.047	1.00	1.10	1.20
Shoulder Height	A1	0.015	0.025	0.035	0.38	0.64	0.89
Standoff	A2	0.002	0.004	0.006	0.05	0.10	0.15
Shoulder Radius	R1	0.003	0.003	0.010	0.08	0.08	0.25
Gull Wing Radius	R2	0.003	0.006	0.008	0.08	0.14	0.20
Foot Length	L	0.005	0.010	0.015	0.13	0.25	0.38
Foot Angle	φ	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.003	0.008	0.013	0.08	0.20	0.33
Lead Thickness	С	0.004	0.006	0.008	0.09	0.15	0.20
Lower Lead Width	Β <sup>†</sup>	0.012	0.015	0.018	0.30	0.38	0.45
Outside Tip Length	D1	0.463	0.472	0.482	11.75	12.00	12.25
Outside Tip Width	E1	0.463	0.472	0.482	11.75	12.00	12.25
Molded Pack. Length	D‡	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E <sup>‡</sup>	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	Х	0.025	0.035	0.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15


<sup>\*</sup> Controlling Parameter.

D 1: :

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MS-026 ACB

# 17.6 K04-071 44-Lead Plastic Quad Flatpack (PQ) 10x10x2 mm Body, 1.6/0.15 mm Lead Form



Units		INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.031			0.80	
Number of Pins	n		44			44	
Pins along Width	n1		11			11	
Overall Pack. Height	Α	0.079	0.086	0.093	2.00	2.18	2.35
Shoulder Height	A1	0.032	0.044	0.056	0.81	1.11	1.41
Standoff	A2	0.002	0.006	0.010	0.05	0.15	0.25
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.012	0.015	0.13	0.30	0.38
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	ф	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.011	0.016	0.021	0.28	0.41	0.53
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.23
Lower Lead Width	Β <sup>†</sup>	0.012	0.015	0.018	0.30	0.37	0.45
Outside Tip Length	D1	0.510	0.520	0.530	12.95	13.20	13.45
Outside Tip Width	E1	0.510	0.520	0.530	12.95	13.20	13.45
Molded Pack. Length	D <sup>‡</sup>	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E <sup>‡</sup>	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	X	0.025	0.035	0.045	0.635	0.89	1.143
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15


<sup>\*</sup> Controlling Parameter.

D 1: :

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MS-022 AB

# 17.7 K04-048 44-Lead Plastic Leaded Chip Carrier (L) - Square



Units			INCHES*		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		0.050			1.27	
Overall Pack. Height	Α	0.165	0.173	0.180	4.19	4.38	4.57
Shoulder Height	A1	0.095	0.103	0.110	2.41	2.60	2.79
Standoff	A2	0.015	0.023	0.030	0.38	0.57	0.76
Side 1 Chamfer Dim.	A3	0.024	0.029	0.034	0.61	0.74	0.86
Corner Chamfer (1)	CH1	0.040	0.045	0.050	1.02	1.14	1.27
Corner Chamfer (other)	CH2	0.000	0.005	0.010	0.00	0.13	0.25
Overall Pack. Width	E1	0.685	0.690	0.695	17.40	17.53	17.65
Overall Pack. Length	D1	0.685	0.690	0.695	17.40	17.53	17.65
Molded Pack. Width	E <sup>‡</sup>	0.650	0.653	0.656	16.51	16.59	16.66
Molded Pack. Length	D <sup>‡</sup>	0.650	0.653	0.656	16.51	16.59	16.66
Footprint Width	E2	0.610	0.620	0.630	15.49	15.75	16.00
Footprint Length	D2	0.610	0.620	0.630	15.49	15.75	16.00
Pins along Width	n1		11			11	
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Upper Lead Width	B1 <sup>†</sup>	0.026	0.029	0.032	0.66	0.74	0.81
Lower Lead Width	В	0.015	0.018	0.021	0.38	0.46	0.53
Upper Lead Length	L	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Inside Radius	R1	0.003	0.005	0.010	0.08	0.13	0.25
J-Bend Inside Radius	R2	0.015	0.025	0.035	0.38	0.64	0.89
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

<sup>\*</sup> Controlling Parameter.

. .

<sup>&</sup>lt;sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MO-047 AC

## **APPENDIX A: REVISION HISTORY**

Version	Date	Revision Description
А	98	This is a new data sheet. However, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390)
В	98	Data Memory Map for PIC16F873/874, moved ADFM bit from ADCON1<5> to ADCON1<7>

## **APPENDIX B: DEVICE DIFFERENCES**

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Difference	PIC16F876/873	PIC16F877/874
A/D	5 channels, 10bits	8 channels, 10bits
Parallel Slave Port	no	yes
Packages	28-pin PDIP, 28-pin windowed CER- DIP, 28-pin SOIC, 28-pin SSOP	40-pin PDIP, 40-pin windowed CER- DIP, 44-pin TQFP, 44-pin MQFP, 44- pin PLCC

## **APPENDIX C: CONVERSION CONSIDERATIONS**

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

TABLE C-1: CONVERSION CONSIDERATIONS

Characteristic	PIC16C7X	PIC16F87X
Pins	28/40	28/40
Timers	3	3
Interrupts	11 or 12	13 or 14
Communication	PSP, USART, SSP (SPI, I <sup>2</sup> C Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Master/Slave)
Frequency	20 MHz	20 MHz
A/D	8-bit	10-bit
ССР	2	2
Program Memory	4K, 8K EPROM	4K, 8K FLASH
RAM	192, 368 bytes	192, 368 bytes
EEPROM data	None	128, 256 bytes
Other		In-Circuit Debugger, Low Voltage Programming

D 1:

NOTES:

A	Bus Collision
A/D12	Section
Accuracy/Error	Bus Collision During a RESTART Condition 101
ADCON0 Register12	Bus Collision During a Start Condition
ADCON1 Register12	Bus Collision During a Stop Condition 102
ADIF bit12	Rue Colligion Interrupt Flag bit RCLIF
Analog Input Model Block Diagram12	6 <b>C</b>
Analog Port Pins	8
Block Diagram12	dapture (CCP Module)56
Configuring Analog Port Pins12	BIOCK Diagram56
Configuring the Interrupt12	CCP Pin Configuration
Configuring the Module12	CCPR1H:CCPR1L Registers
Connection Considerations13	Changing Between Capture Prescalers
Conversion Clock12	7 Timer1 Mode Selection
Conversions12	8 Capture/Compare/PWM (CCP)
Delays12	6 CCP1
Effects of a Reset13	0 CCP1CON Register
Equations12	CCPP1H Pogistor 55
Flowchart of A/D Operation12	9 CCPR1L Register55
GO/DONE bit12	3 PC2/CCB1 Bin 7.0
Internal Sampling Switch (Rss) Impedence12	5 CCP2
Operation During Sleep12	9 CCP2CON Register
Sampling Requirements12	5 CCPR2H Register
Sampling Time12	CCPR2L Register 55
Source Impedence129	9 RC1/T1OSI/CCP2 Pin 7 Q
Special Event Trigger (CCP)5	7 Interaction of Two CCP Modules
Time Delays12	Timer Resources 55
Transfer Function13	1 CCP1CON 18
Absolute Maximum Ratings15	7 CCP1CON Register 55
ACK7	CCP1M3:CCP1M0 Pitc 55
Acknowledge Data bit, AKD6	CCP1X·CCP1Y Bits 55
Acknowledge Pulse7	2 CCP2CON 18
Acknowledge Sequence Enable bit, AKE6	CCP2CON Register 55
Acknowledge Status bit, AKS6	CCP2M3:CCP2M0 Bits 55
ADRES Register	1 CCP2X·CCP2Y Bits 55
AKD	CCPR1H Register 16.18
AKE	4 CCPR1L Register 18
AKS	CCPR2H Register 16, 18
Application Note AN578, "Use of the SSP	CCPR2I Register 16.18
Module in the I2C Multi-Master Environment."	1 CKE62
Architecture	_ CKP63
PIC16C63A/PIC16C73B Block Diagram	
PIC16C65B/PIC16C74B Block Diagram	Code Examples
Assembler MPASM Assembler15-	Loading the SSPBUF register
IVITASIVI ASSETTIBIET	Code Protection
В	Compare (CCP Module)57
Banking, Data Memory12, 1	Block Diagram57
Baud Rate Generator	CCP Pin Configuration 57
BCLIF	CCPR1H:CCPR1L Registers 57
BF	Coffword Informet F7
Block Diagrams	Special Event Trigger51, 57
A/D12	Timer1 Mode Selection 57
Analog Input Model	Configuration Dita
Baud Rate Generator8	Conversion Considerations 197
I <sup>2</sup> C Master Mode79	
I <sup>2</sup> C Module	1
SSP (I <sup>2</sup> C Mode)	1 D/A 62
SSP (SPI Mode)6	5 Data Memory12
BRG8	1 Balik Select (RFT.RFU Bits)
Brown-out Reset (BOR)	General Purpose Registers 12
BOR Status (BOR Bit)	Register File Map13
Buffer Full bit, BF7	Special Function Registers
Buffer Full Status bit, BF	

DC Characteristics		Master Mode Start Condition	
PIC16C76	159	Master Mode Transmission	
PIC16C77		Master Mode Transmit Sequence	
Development Support		Master Transmit Flowchart	
Development Tools		Multi-Master Communication	
Device Differences		Multi-master Mode	
Direct Addressing	28	Operation	
E		Repeat Start Condition timing	84
<del>-</del>	157	Restart Condition Flowchart	
Electrical Characteristics		Slave Mode	
External Power-on Reset Circuit		Slave Reception	
External Fower-on Reset Offcult	130	Slave Transmission SSPBUF	
F		Start Condition Flowchart	
Firmware Instructions	151	Stop Condition Flowchart	
Flowcharts		Stop Condition Receive or Transmit timing	
Acknowledge	94	Stop Condition timing	
Master Receiver		Waveforms for 7-bit Reception	
Master Transmit		Waveforms for 7-bit Transmission	
Restart Condition	85	I <sup>2</sup> C Module Address Register, SSPADD	
Start Condition	83	I <sup>2</sup> C Slave Mode	
Stop Condition	96	ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator	
FSR Register	16, 17, 18	ID Locations	
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	155	In-Circuit Serial Programming (ICSP)	
		INDF	
G		INDF Register	
GCE		Indirect Addressing	,
General Call Address Sequence	77	FSR Register	
General Call Address Support		Instruction Format	
General Call Enable bit, GCE	64	Instruction Set	151
1		Summary Table	
		INTCON	18
I/O Ports		INTCON Register	21
I <sup>2</sup> C		GIE Bit	21
I <sup>2</sup> C Master Mode Receiver Flowchart		INTE Bit	21
I <sup>2</sup> C Master Mode Reception		INTF Bit	21
I <sup>2</sup> C Master Mode Restart Condition		PEIE Bit	21
I <sup>2</sup> C Mode Selection	71	RBIE Bit	21
	0.4	RBIF Bit	21, 31
Acknowledge FlowchartAcknowledge Sequence timing		T0IE Bit	21
Addressing		TOIF Bit	
Baud Rate Generator		Inter-Integrated Circuit (I <sup>2</sup> C)	
Block Diagram	-	Internal Sampling Switch (Rss) Impedence	
BRG Block Diagram		Interrupt Sources	
BRG Reset due to SDA Collision		Block Diagram	
BRG Timing		Capture Complete (CCP)	
Bus Arbitration		Compare Complete (CCP)	
Bus Collision		Interrupt on Change (RB7:RB4)	
Acknowledge		RB0/INT Pin, External	
Restart Condition		TMR0 Overflow	
Restart Condition Timing (Case1)		TMR1 Overflow	
Restart Condition Timing (Case2)		TMR2 to PR2 Match	
Start Condition		TMR2 to PR2 Match (PWM)	
Start Condition Timing		USART Receive/Transmit Complete Interrupts	100
Stop Condition	102	Bus Collision Interrupt	26
Stop Condition Timing (Case1)	102	Synchronous Serial Port Interrupt	
Stop Condition Timing (Case2)		Interrupts, Context Saving During	
Transmit Timing		Interrupts, Context Saving During Interrupts, Enable Bits	143
Bus Collision timing	98	CCP1 Enable (CCP1IE Bit)	56
Clock Arbitration	97	Global Interrupt Enable (GIE Bit)	
Clock Arbitration Timing (Master Transmit)		Interrupt on Change (RB7:RB4) Enable	21, 170
Conditions to not give ACK Pulse	72	(RBIE Bit)	21 14
General Call Address Support		Peripheral Interrupt Enable (PEIE Bit)	
Master Mode		RB0/INT Enable (INTE Bit)	
Master Mode 7-bit Reception timing		TMR0 Overflow Enable (T0IE Bit)	
Master Mode Operation	80		

Interrupts, Flag Bits	Pinout Descriptions	
CCP1 Flag (CCP1IF Bit)56, 57	PIC16C63A/PIC16C73B	7
Interrupt on Change (RB7:RB4) Flag	PIC16C65B/PIC16C74B	
(RBIF Bit)21, 31, 145	PIR1 Register	
RB0/INT Flag (INTF Bit)21	PIR2 Register	
TMR0 Overflow Flag (T0IF Bit)	Pointer, FSR	
Twitte Overnow Hag (Toll Bit)21, 140	PORTA	
K	Analog Port Pins	
KeeLoq® Evaluation and Programming Tools155	Initialization	· · · · · · · · · · · · · · · · · · ·
100254 Evaluation and Frogramming 10015	PORTA Register	
M	RA3:RA0 and RA5 Port Pins	
Master Clear (MCLR)		
MCLR Reset, Normal Operation	RA4/T0CKI Pin	
MCLR Reset, SLEEP136, 139, 140	RA5/SS/AN4 Pin	
Memory Organization	TRISA Register	
, ,	PORTA Register	
Data Memory	PORTB	
Program Memory	Initialization	
MPLAB Integrated Development Environment Software . 154	PORTB Register	
Multi-Master Communication	Pull-up Enable (RBPU Bit)	
Multi-Master Mode80	RB0/INT Edge Select (INTEDG Bit)	
0	RB0/INT Pin, External	
	RB3:RB0 Port Pins	31
OPCODE Field Descriptions	RB7:RB4 Interrupt on Change	145
OPTION	RB7:RB4 Interrupt on Change Enable	
OPTION_REG Register20	(RBIE Bit)	21, 145
INTEDG Bit20	RB7:RB4 Interrupt on Change Flag	
PS2:PS0 Bits20, 47	(RBIF Bit)	21. 31. 145
PSA Bit20, 47	RB7:RB4 Port Pins	
RBPU Bit20	TRISB Register	
TOCS Bit20, 47	PORTB Register	
T0SE Bit20, 47	PORTC	
OSC1/CLKIN Pin7, 8	Block Diagram	
OSC2/CLKOUT Pin7, 8	Initialization	
Oscillator Configuration133, 134	PORTC Register	
HS134, 139	RC0/T1OSO/T1CKI Pin	
LP134, 139	RC1/T10SI/CCP2 Pin	
RC134, 135, 139		·
XT134, 139	RC2/CCP1 Pin	· · · · · · · · · · · · · · · · · · ·
Oscillator, Timer1	RC3/SCK/SCL Pin	· · · · · · · · · · · · · · · · · · ·
Oscillator, WDT146	RC4/SDI/SDA Pin	·
Coolidator, 1751	RC5/SDO Pin	•
P	RC6/TX/CK Pin	
P62	RC7/RX/DT Pin	
Packaging179	TRISC Register	
Paging, Program Memory11, 27	PORTC Register	
Parallel Slave Port (PSP)	PORTD	
Block Diagram	Block Diagram	
RE0/RD/AN5 Pin	Parallel Slave Port (PSP) Function	
	PORTD Register	35
RE1/WR/AN6 Pin	TRISD Register	
RE2/CS/AN7 Pin	PORTD Register	16
Read Waveforms	PORTE	9, 18
Select (PSPMODE Bit)35, 36, 38	Analog Port Pins	9, 37, 38
Write Waveforms	Block Diagram	
PCL Register 16, 17, 18	Input Buffer Full Status (IBF Bit)	
PCLATH Register16, 17, 18	Input Buffer Overflow (IBOV Bit)	
PCON Register	Output Buffer Full Status (OBF Bit)	
BOR Bit26	PORTE Register	
POR Bit26	PSP Mode Select (PSPMODE Bit)	
PICDEM-1 Low-Cost PICmicro Demo Board154	RE0/RD/AN5 Pin	
PICDEM-2 Low-Cost PIC16CXX Demo Board154	RE1/WR/AN6 Pin	
PICDEM-3 Low-Cost PIC16CXXX Demo Board 154	RE2/CS/AN7 Pin	
PICSTART® Plus Entry Level Development System 153	TRISE Register	
PIE1 Register 18, 22		
PIE2 Register 18, 24	PORTE Register	10

Postscaler, Timer2	RCSTA Register	106
Select (TOUTPS3:TOUTPS0 Bits)53	CREN Bit	106
Postscaler, WDT47	FERR Bit	106
Assignment (PSA Bit)20, 47	OERR Bit	106
Block Diagram48	RX9 Bit	106
Rate Select (PS2:PS0 Bits)20, 47	RX9D Bit	106
Switching Between Timer0 and WDT48	SPEN Bit105,	106
Power-on Reset (POR)133, 136, 138, 139, 140	SREN Bit	
Oscillator Start-up Timer (OST)133, 138	Read/Write bit, R/W	. 62
POR Status (POR Bit)26	Receive Overflow Indicator bit, SSPOV	. 63
Power Control (PCON) Register139	Register File	. 12
Power-down (PD Bit)19, 136	Register File Map	. 13
Power-on Reset Circuit, External138	Registers	
Power-up Timer (PWRT)133, 138	FSR	
Time-out (TO Bit)19, 136	Summary	. 18
Time-out Sequence139	INDF	
Time-out Sequence on Power-up141, 142	Summary	. 18
PR218	INTCON	
PR2 Register17	Summary	. 18
Prescaler, Capture56	OPTION	
Prescaler, Timer047	Summary	. 18
Assignment (PSA Bit)20, 47	PCL	
Block Diagram48	Summary	. 18
Rate Select (PS2:PS0 Bits)20, 47	PCLATH	
Switching Between Timer0 and WDT48	Summary	. 18
Prescaler, Timer150	PORTB	
Select (T1CKPS1:T1CKPS0 Bits)49	Summary	. 18
Prescaler, Timer258	SSPSTAT	. 62
Select (T2CKPS1:T2CKPS0 Bits)53	STATUS	
PRO MATE® II Universal Programmer153	Summary	. 18
Product Identification System199	Summary	. 16
Program Counter	TMR0	
PCL Register27	Summary	. 18
PCLATH Register27, 145	TRISB	
Reset Conditions139	Summary	. 18
Program Memory11	Reset	136
Interrupt Vector11	Block Diagram	137
Paging11, 27	Reset Conditions for All Registers	
Program Memory Map11	Reset Conditions for PCON Register	
Reset Vector11	Reset Conditions for Program Counter	139
Program Verification148	Reset Conditions for STATUS Register	139
Programming Pin (Vpp)7, 8	WDT Reset. See Watchdog Timer (WDT)	
Programming, Device Instructions151	Restart Condition Enabled bit, RSE	. 64
PWM (CCP Module)58	Revision History	187
Block Diagram58	RSE	. 64
CCPR1H:CCPR1L Registers58	•	
Duty Cycle58	S	
Example Frequencies/Resolutions59	S	. 62
Output Diagram58	SAE	. 64
Period58	SCK	. 65
Set-Up for PWM Operation59	SCL	. 72
TMR2 to PR2 Match53, 58	SDA	. 72
	SDI	. 65
Q	SDO	
Q-Clock58	SEEVAL® Evaluation and Programming System	155
В	Serial Clock, SCK	. 65
R_	Serial Clock, SCL	. 72
R/W62	Serial Data Address, SDA	
R/W bit72	Serial Data In, SDI	
R/W bit73	Serial Data Out, SDO	
RCE,Receive Enable bit, RCE64	Slave Select Synchronization	. 68
RCREG18	Slave Select, SS	
	SLEEP	
	SMP	
	Software Simulator (MPLAB-SIM)	155

SPBRG Register1	7 Stack
SPE	
Special Features of the CPU	
Special Function Registers19	
PIC16C7310	
PIC16C73A10	
PIC16C7410	6 IRP Bit19
PIC16C74A10	5 PD Bit
PIC16C7610	
PIC16C7710	
Speed, Operating	1 Z Bit
SPI	Stop bit (P)
Master Mode6	
Serial Clock6	·
Serial Data In6	
Serial Data Out6	
Serial Peripheral Interface (SPI)6	
Slave Select	
SPI clock6	7
SPI Mode6	
SPI Clock Edge Select, CKE	
SPI Data Input Sample Phase Select, SMP	
SPI Master/Slave Connection	
SPI Module	T10SCEN Bit
Master/Slave Connection60	<del></del>
Slave Mode 6	
Slave Select Synchronization	
Slave Synch Timnig	
\$\overline{\S\S}\$	
SSP	
Block Diagram (SPI Mode)6	
RA5/ <del>SS</del> /AN4 Pin	·
RC3/SCK/SCL Pin	
RC4/SDI/SDA Pin	
RC5/SDO Pin	
SPI Mode6	· · ·
SSPADD	
SSPBUF	
SSPCON1	•
SSPCON2	
SSPSR67, 7	
SSPSTAT	
TMR2 Output for Clock Shift53, 5	
SSP I <sup>2</sup> C	Clock Source Select (TMR1CS Bit)
SSP I <sup>2</sup> C Operation	External Clock Input Sync (T1SYNC Bit)
SSP Module	Module On/Off (TMR1ON Bit)
SPI Master Mode6	
SPI Master./Slave Connection	
SPI Slave Mode6	D00 T1000 T1011 D1
SSPCON1 Register7	
SSP Overflow Detect bit, SSPOV	
SSPADD Register	
SSPBUF	
SSPBUF Register10	
SSPCON Register	
SSPCON163, 7	
SSPCON2	
SSPEN6	<u> </u>
SSPIF	
SSPM3:SSPM06	
SSPOV	
SSPSTAT62, 72	
SSPSTAT Register17, 18	3

Timing Diagrams
A/D Conversion176
Acknowledge Sequence Timing93
Baud Rate Generator with Clock Arbitration81
BRG Reset Due to SDA Collision100
Brown-out Reset166
Bus Collision
Start Condition Timing99
Bus Collision During a Restart Condition (Case 1) 101
Bus Collision During a Restart Condition (Case2) 101
Bus Collision During a Start Condition (SCL = 0) 100
Bus Collision During a Start Condition (SCE = 0) 100
Bus Collision for Transmit and Acknowledge98
Capture/Compare/PWM168
CLKOUT and I/O
I <sup>2</sup> C Bus Data
I <sup>2</sup> C Bus Start/Stop bits
I <sup>2</sup> C Master Mode First Start bit timing82
I <sup>2</sup> C Master Mode Reception timing92
I <sup>2</sup> C Master Mode Transmission timing89
Master Mode Transmit Clock Arbitration97
Power-up Timer166
Repeat Start Condition84
Reset166
Slave Synchronization68
Start-up Timer166
Stop Condition Receive or Transmit95
Time-out Sequence on Power-up141, 142
Timer0167
Timer1167
USART Asynchronous Master Transmission 111
USART Synchronous Receive174
USART Synchronous Reception117
USART Synchronous Transmission116, 174
USART, Asynchronous Reception113
USANT, ASYLICITORIUS NECEPTION
Wake-up from SLEEP via Interrupt
Wake-up from SLEEP via Interrupt148
Wake-up from SLEEP via Interrupt148 Watchdog Timer166
Wake-up from SLEEP via Interrupt         148           Watchdog Timer         166           TMR0         18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         TMR0 Register       16
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18         IMR1L Register       16         IMR1L Register       16
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR1L Register       16         FMR2       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18         IMR1L Register       16         IMR2       18         IMR2 Register       16         IMR2 Register       16
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18         IMR1L Register       16         IMR2       18         IMR2 Register       16         IRISA       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA       18         FRISA Register       17
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA       18         FRISA Register       17         FRISB       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA       18         FRISA Register       17         FRISB       18         FRISB Register       17
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18         IMR1L Register       16         IMR2       18         IMR2 Register       16         IRISA       18         IRISA Register       17         IRISB Register       17         IRISB Register       17         IRISB Register       17         IRISC       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA       18         FRISA Register       17         FRISB Register       17         FRISB Register       17         FRISC       18         FRISC Register       17
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA       18         FRISA Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISC Register       17         FRISD       18
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA Register       17         FRISB Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISD Register       17         FRISD Register       17         FRISD Register       17
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA Register       17         FRISB Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISD Register       18     <
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA Register       17         FRISB Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISD Register       17         FRISD Register       17         FRISD Register       17
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA Register       17         FRISB Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISD Register       18     <
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISD Register       17         FRISD Register       17         FRISE Register       18     <
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18         IMR1L Register       16         IMR2       18         IMR2 Register       16         IRISA       18         IRISA Register       17         IRISB Register       17         IRISB Register       17         IRISC Register       17         IRISD Register       17         IRISD Register       17         IRISE Register       18         IRISE Register       17         IRISE Register       18         IRISE Register       17         IRISE Register       18 </td
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         FMR0       18         FMR0 Register       16         FMR1H       18         FMR1H Register       16         FMR1L       18         FMR1L Register       16         FMR2       18         FMR2 Register       16         FRISA       18         FRISA Register       17         FRISB Register       17         FRISC       18         FRISC Register       17         FRISD Register       17         FRISD Register       17         FRISE Register       18     <
Wake-up from SLEEP via Interrupt       148         Watchdog Timer       166         IMR0       18         IMR0 Register       16         IMR1H       18         IMR1H Register       16         IMR1L       18         IMR1L Register       16         IMR2       18         IMR2 Register       16         IRISA       18         IRISA Register       17         IRISB Register       17         IRISB Register       17         IRISC Register       17         IRISD Register       17         IRISD Register       17         IRISE Register       18         IRISE Register       17         IRISE Register       18         IRISE Register       17         IRISE Register       18 </td

XSTA Register		
BRGH Bit1	105,	107
CSRC Bit		105
SYNC Bit		105
TRMT Bit		105
TX9 Bit		105
TX9D Bit		105
TXEN Bit		
J 		
JA		
Iniversal Synchronous Asynchronous Receiver Tra	nsm	itter
USART)		
Asynchronous Receiver		
Setting Up Reception		112
Timing Diagram		113
Jpdate Address, UA		. 62
JSART		105
Asynchronous Mode		110
Master Transmission		
Receive Block Diagram		
Transmit Block Diagram		
Baud Rate Generator (BRG)		
Baud Rate Error, Calculating		
Baud Rate Formula		
Baud Rates, Asynchronous Mode		107
(BRGH=0)		100
		100
Baud Rates, Asynchronous		400
Mode (BRGH=1)		109
Baud Rates, Synchronous Mode		108
High Baud Rate Select (BRGH Bit) 1	105,	107
Sampling		107
Clock Source Select (CSRC Bit)		105
Continuous Receive Enable (CREN Bit)		
Framing Error (FERR Bit)		
Mode Select (SYNC Bit)		105
Overrun Error (OERR Bit)		106
RC6/TX/CK Pin		
RC7/RX/DT Pin		
RCSTA Register		
Receive Data, 9th bit (RX9D Bit)		
Receive Enable, 9-bit (RX9 Bit)		
Serial Port Enable (SPEN Bit)		
Single Receive Enable (SREN Bit)		106
Synchronous Master Mode		
Reception		117
Transmission		
Synchronous Slave Mode		
Transmit Data, 9th Bit (TX9D)		
Transmit Enable (TXEN Bit)		
Transmit Enable, Nine-bit (TX9 Bit)		105
Transmit Shift Register Status (TRMT Bit)		
TYSTA Pagistar		105

## W

W Register	145
Wake-up from SLEEP	133, 147
Interrupts	139, 140
MCLR Reset	140
Timing Diagram	148
WDT Reset	140
Watchdog Timer (WDT)	133, 146
Block Diagram	146
Enable (WDTE Bit)	146
Programming Considerations	146
RC Oscillator	146
Time-out Period	146
WDT Reset, Normal Operation	136, 139, 140
WDT Reset, SLEEP	136, 139, 140
Waveform for General Call Address Sequ	uence77
WCOL6	3, 82, 87, 90, 93, 95
WCOL Status Flag	82
Write Collision Detect bit, WCOL	63
WWW, On-Line Support	4

### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- · Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

981103

**Trademarks:** The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	m: Name	
	Company	
	Address	
	Telephone: ()	FAX: ()
App	olication (optional):	
Wot	uld you like a reply?YN	
Dev	vice: PIC16F87X Literature N	lumber: DS30292A
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware	e and software development needs?
•		
3.	Do you find the organization of this data shee	et easy to follow? If not, why?
4.	What additions to the data sheet do you think	would enhance the structure and subject?
5.	What deletions from the data sheet could be	made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information	on (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, system	ns, and silicon products?

# PIC16F87X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	-XX   Frequency Range	X Temperature Range	/XX Package	XXX       Pattern	<b>E</b> 2 g)	PDI patt	16F87 P pack ern #3		
Device	PIC16LF PIC16F8	B7X <sup>(1)</sup> , PIC16F87X F87X <sup>(1)</sup> , PIC16LF8 B7X <sup>(1)</sup> , PIC16F87X F87X <sup>(1)</sup> , PIC16LF8	7XT <sup>(2)</sup> ;VDD rang T <sup>(2)</sup> ;VDD range	ge 2.0V to 5.5V 4.0V to 5.5V	i)	pac PIC	PIC16F876 - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits.  PIC16F877 - 04I/P = Industrial temp., PDIP package, 10MHz, normal VDD limits.		
Frequency Range		= 4 MHz = 20 MHz			No	ote 1:	C LC T	= CMOS = Low Power CMOS = in tape and reel - SOIC, PLCC, MQFP, TQFP packages only.	
Temperature Range		= 0°C to 70° = -40°C to +85°				2:	b	= blank	
Package	PT SO SP P	= MQFP (Metric = TQFP (Thin C = SOIC = Skinny plastic = PDIP = PLCC	uad Flátpack)						
Pattern		RTP, Code or Spec therwise)	al Requirement	ts					

<sup>\*</sup> JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

- 11



# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

#### **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

#### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### **Dallas**

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

#### Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Microchip Technology Inc. 42705 Grand River, Suite 201 Novi. MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2874

#### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

#### **New York**

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

### AMERICAS (continued)

#### **Toronto**

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

#### ASIA/PACIFIC

#### **Hong Kong** Microchip Asia Pacific

RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

#### India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

#### Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul. Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

## ASIA/PACIFIC (continued)

#### Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980

Tel: 65-334-8870 Fax: 65-334-8850

#### Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

#### **United Kingdom**

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835

### **France**

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan Italy Tel: 39-39-6899939 Fax: 39-39-6899883

10/27/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization

All rights reserved. © 1998 Microchip Technology Incorporated. Printed in the USA. 12/98 📢 Printed on recycled paper.

