

-6A, -100V, 0.600 Ohm, P-Channel Power MOSFET

The 2N6896 is a P-Channel enhancement mode silicon gate power MOS field effect transistor designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high power bipolar switching transistors.

Ordering Information


PART NUMBER	PACKAGE	BRAND
2N6896	TO-204AA	2N6896

NOTE: When ordering, include the entire part number.

Features


- -6A, -100V
- $r_{DS(ON)} = 0.600\Omega$
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC TO-204AA



2N6896

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

	2N6896	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ($R_{GS} = 1M\Omega$) (Note 1)	-100	V
Continuous Drain Current	-6	A
Pulsed Drain Current	-20	A
Gate to Source Voltage	± 20	V
Maximum Power Dissipation	60	W
Above $T_C = 25^\circ\text{C}$, Derate Linearly	0.48	W/ $^\circ\text{C}$
Operating and Storage Temperature	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334	260	$^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^\circ\text{C}$ to 125°C .

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}$, $V_{GS} = 0\text{V}$	-100	-	-	V
Gate to Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, $I_D = 0.25\text{mA}$	-2	-	-4	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -80\text{V}$	-	-	1	μA
		$V_{DS} = -80\text{V}$, $T_C = 125^\circ\text{C}$	-	-	50	μA
Gate to Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$, $V_{DS} = 0\text{V}$	-	-	100	nA
Drain to Source On-Voltage (Note 2)	$V_{DS(ON)}$	$I_D = 3.8\text{A}$, $V_{GS} = -10\text{V}$	-	-	2.28	V
		$I_D = 6\text{A}$, $V_{GS} = -10\text{V}$	-	-	-6	V
Drain to Source On Resistance (Note 2)	$r_{DS(ON)}$	$I_D = 3.8\text{A}$, $V_{GS} = -10\text{V}$	-	-	0.600	Ω
		$I_D = 3.8\text{A}$, $V_{GS} = 10\text{V}$, $T_C = 125^\circ\text{C}$	-	-	0.960	Ω
Forward Transconductance (Note 2)	g_{fs}	$I_D = 3.8\text{A}$, $V_{DS} = -10\text{V}$	1	-	4	S
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}$, $V_{DS} = -25\text{V}$ $f = 0.1\text{MHz}$	200	-	800	pF
Output Capacitance	C_{OSS}		100	-	350	pF
Reverse-Transfer Capacitance	C_{RSS}		40	-	150	pF
Turn-On Delay Time	$t_{d(ON)}$	$I_D = 3.8\text{A}$, $V_{DS} = -50\text{V}$ $R_{GEN} = R_{GS} = 15\Omega$, $V_{GS} = -10\text{V}$	-	-	60	ns
Rise Time	t_r		-	-	100	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	-	150	ns
Fall Time	t_f		-	-	100	ns
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	2.083	$^\circ\text{C}/\text{W}$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V_{SD}	$I_{SD} = 12\text{A}$	0.8	-	1.6	V
Diode Reverse Recovery Time	t_{rr}	$I_{SD} = 4\text{A}$, $dI_{SD}/dt = 50\text{A}/\mu\text{s}$	-	-	375	ns

NOTES:

2. Pulsed: Pulse duration = $300\mu\text{s}$, max, duty cycle = 2%.
3. Repetitive Rating: pulse width limited by maximum junction temperature.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. FORWARD BIAS OPERATING AREAS




FIGURE 3. TRANSFER CHARACTERISTICS




FIGURE 4. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT




FIGURE 5. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 6. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 8. TRANSCONDUCTANCE vs DRAIN CURRENT

Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 10. UNCLAMPED ENERGY WAVEFORMS




FIGURE 11. SWITCHING TIME TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 13. GATE CHARGE TEST CIRCUIT




FIGURE 14. GATE CHARGE WAVEFORMS

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE ^x TM	FAST [®]	OPTOLOGIC TM	SMART START TM	VCX TM
Bottomless TM	FAST ^r TM	OPTOPLANAR TM	STAR*POWER TM	
CoolFET TM	FRFET TM	PACMAN TM	Stealth TM	
CROSSVOLT TM	GlobalOptoisolator TM	POP TM	SuperSOT TM -3	
DenseTrench TM	GTO TM	Power247 TM	SuperSOT TM -6	
DO ^{ME} TM	HiSeC TM	PowerTrench [®]	SuperSOT TM -8	
EcoSPARK TM	ISOPLANAR TM	QFET TM	SyncFET TM	
E ² CMOS TM	LittleFET TM	QS TM	TinyLogic TM	
EnSigna TM	MicroFET TM	QT Optoelectronics TM	TruTranslation TM	
FACT TM	MicroPak TM	Quiet Series TM	UHC TM	
FACT Quiet Series TM	MICROWIRE TM	SILENT SWITCHER [®]	UltraFET [®]	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.