

Data Sheet

#### December 2001

# -6A, -100V, 0.600 Ohm, P-Channel Power MOSFET

The 2N6896 is a P-Channel enhancement mode silicon gate power MOS field effect transistor designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high power bipolar switching transistors.

# **Ordering Information**

| PART NUMBER | PACKAGE  | BRAND  |
|-------------|----------|--------|
| 2N6896      | TO-204AA | 2N6896 |

NOTE: When ordering, include the entire part number.


#### **Features**

- -6A, -100V
- $r_{DS(ON)} = 0.600\Omega$
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- · Majority Carrier Device
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

## Symbol



## **Packaging**



#### 2N6896

ONICODE

LIMITO

#### **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

| 2110896    | UNITS  |
|------------|--|
| -100       | V  |
| -100       | V  |
| -6         | Α  |
| -20        | Α  |
| ±20        | V  |
| 60         | W  |
| 0.48       | W/oC   |
| -55 to 150 | °C   |
|            |  |
| 300        | °C   |
| 260        | °C   |
|            | -100<br>-100<br>-6<br>-20<br>±20<br>60<br>0.48<br>-55 to 150 |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

## **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

| PARAMETER                              | SYMBOL              | TEST CONDITIONS  | MIN  | TYP | MAX   | UNITS |
|--|---------------------|--|------|-----|-------|-------|
| Drain to Source Breakdown Voltage      | BV <sub>DSS</sub>   | I <sub>D</sub> = 1mA, V <sub>GS</sub> = 0V   | -100 | -   | -     | V     |
| Gate to Threshold Voltage              | V <sub>GS(TH)</sub> | $V_{GS} = V_{DS}$ , $I_D = 0.25$ mA  | -2   | -   | -4    | V     |
| Zero-Gate Voltage Drain Current        | I <sub>DSS</sub>    | V <sub>DS</sub> = -80V   | -    | -   | 1     | μА    |
|  |                     | V <sub>DS</sub> = -80V, T <sub>C</sub> = 125 <sup>o</sup> C                          | -    | -   | 50    | μА    |
| Gate to Source Leakage Current         | I <sub>GSS</sub>    | $V_{GS} = \pm 20V, V_{DS} = 0V$  | -    | -   | 100   | nA    |
| Drain to Source On-Voltage (Note 2)    | V <sub>DS(ON)</sub> | I <sub>D</sub> = 3.8A, V <sub>GS</sub> = -10V  | -    | -   | 2.28  | V     |
|  |                     | I <sub>D</sub> = 6A, V <sub>GS</sub> = -10V  | -    | -   | -6    | ٧     |
| Drain to Source On Resistance (Note 2) | r <sub>DS(ON)</sub> | I <sub>D</sub> = 3.8A, V <sub>GS</sub> = -10V  | -    | -   | 0.600 | Ω     |
|  |                     | I <sub>D</sub> = 3.8A, V <sub>GS</sub> = 10V, T <sub>C</sub> = 125°C                 | -    | -   | 0.960 | Ω     |
| Forward Transconductance (Note 2)      | 9fs                 | I <sub>D</sub> = 3.8A, V <sub>DS</sub> = -10V  | 1    | -   | 4     | S     |
| Input Capacitance                      | C <sub>ISS</sub>    | V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V<br>f = 0.1MHz                           | 200  | -   | 800   | pF    |
| Output Capacitance                     | Coss                |  | 100  | -   | 350   | pF    |
| Reverse-Transfer Capacitance           | C <sub>RSS</sub>    |  | 40   | -   | 150   | pF    |
| Turn-On Delay Time                     | t <sub>d(ON)</sub>  | $I_D = 3.8A$ , $V_{DS} = -50V$<br>$R_{GEN} = R_{GS} = 15\Omega$ ,<br>$V_{GS} = -10V$ | -    | -   | 60    | ns    |
| Rise Time                              | t <sub>r</sub>      |  | -    | -   | 100   | ns    |
| Turn-Off Delay Time                    | t <sub>d(OFF)</sub> |  | -    | -   | 150   | ns    |
| Fall Time                              | t <sub>f</sub>      |  | -    | -   | 100   | ns    |
| Thermal Resistance Junction to Case    | $R_{	heta JC}$      |  | -    | -   | 2.083 | °C/W  |

# **Source to Drain Diode Specifications**

| PARAMETER                              | SYMBOL          | TEST CONDITIONS                          | MIN | TYP | MAX | UNITS |
|--|-----------------|--|-----|-----|-----|-------|
| Source to Drain Diode Voltage (Note 2) | V <sub>SD</sub> | I <sub>SD</sub> = 12A                    | 0.8 | -   | 1.6 | V     |
| Diode Reverse Recovery Time            | t <sub>rr</sub> | $I_{SD} = 4A$ , $dI_{SD}/dt = 50A/\mu s$ | -   | -   | 375 | ns    |

#### NOTES:

- 2. Pulsed: Pulse duration =  $300\mu s$ , max, duty cycle = 2%.
- 3. Repetitive Rating: pulse width limited by maximum junction temperature.

©2001 Fairchild Semiconductor Corporation 2N6896 Rev. B

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. TRANSFER CHARACTERISTICS




FIGURE 5. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 2. FORWARD BIAS OPERATING AREAS




FIGURE 4. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT





FIGURE 6. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

01 Fairchild Semiconductor Corporation 2N6896 Rev.

#### 2N6896

# Typical Performance Curves Unless Otherwise Specified (Continued)






FIGURE 7. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

FIGURE 8. TRANSCONDUCTANCE vs DRAIN CURRENT

#### Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 10. UNCLAMPED ENERGY WAVEFORMS




FIGURE 11. SWITCHING TIME TEST CIRCUIT





FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

# Test Circuits and Waveforms (Continued)






FIGURE 13. GATE CHARGE TEST CIRCUIT

FIGURE 14. GATE CHARGE WAVEFORMS

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $VCX^{TM}$ SMART START™ FAST ® ACEx™ OPTOLOGIC™ FASTr™ STAR\*POWER™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™  $\mathsf{PACMAN^{\mathsf{TM}}}$ FRFET™ SuperSOT™-3  $CROSSVOLT^{TM}$ GlobalOptoisolator™ **POPTM** SuperSOT™-6 GTO™ DenseTrench™ Power247™  $HiSeC^{\scriptscriptstyle\mathsf{TM}}$ SuperSOT™-8 DOME™ PowerTrench® SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ LittleFET™ E<sup>2</sup>CMOS<sup>TM</sup> QSTM TruTranslation™ EnSigna™ MicroFET™ QT Optoelectronics™ UHC™ FACT™ MicroPak™ Quiet Series™ UltraFET® FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER®

STAR\*POWER is used under license

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |