



November 1992 Revised November 1999

# 74ABT374 Octal D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The ABT374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops.


### **Features**

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Order Number	Package Number	Package Description
74ABT374CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT374CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT374CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT374CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ABT374CPC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### Connection Diagram



### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
OE	3-STATE Output Enable Input (Active LOW)
0 <sub>0</sub> –0 <sub>7</sub>	3-STATE Outputs

'4ABT374 Octal D-Type Flip-Flop with 3-STATE Outputs

### **Functional Description**

### **Function Table**

The ABT374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $(\overline{OE})$  LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs are in a high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flipflops.


I	Inputs		Internal	Outputs	Function
OE	СР	D	Q	0	
н	Н	L	NC	Z	Hold
н	Н	н	NC	Z	Hold
н	~	L	L	Z	Load
н	~	н	н	Z	Load
L	~	L	L	L	Data Available
L	~	н	н	н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance $\mathcal{I} = \text{LOW-to-HIGH Transition}$ 

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings(Note 1)

	J ( )	
Storage Temperature	-65°C to +150°C	(
Ambient Temperature under Bias	-55°C to +125°C	
Junction Temperature under Bias	-55°C to +150°C	
V <sub>CC</sub> Pin Potential to		
Ground Pin	-0.5V to +7.0V	
Input Voltage (Note 2)	-0.5V to +7.0V	
Input Current (Note 2)	-30 mA to +5.0 mA	
Voltage Applied to Any Output		
in the Disabled or		
Power-Off State	-0.5V to 5.5V	
in the HIGH State	$-0.5 V$ to $V_{\mbox{\scriptsize CC}}$	
Current Applied to Output		
in LOW State (Max)	twice the rated $\rm I_{OL}$ (mA)	
DC Latchup Source Current:		
OE Pin	–150 mA	
(Across Comm Operating Range)		ľ
Other Pins	–500 mA	r L
Over Voltage Latchup (I/O)	10V	ľ

# Recommended Operating Conditions

Free Air Ambient Temperature	-40°C to +85°C
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100mV/ns

74ABT374

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs

# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.5			V	Min	$I_{OH} = -3 \text{ mA}$
		2.0			V	Min	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
IIH	Input HIGH Current			1	μA	Max	V <sub>IN</sub> = 2.7V (Note 4)
				1	μΛ	Wax	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current Breakdown Te	est		7	μΑ	Max	V <sub>IN</sub> = 7.0V
IIL	Input LOW Current			-1	μA	Мах	V <sub>IN</sub> = 0.5V (Note 4)
				-1		Max	$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID}$ = 1.9 $\mu A,$ All Other Pins Grounde
I <sub>OZH</sub>	Output Leakage Current			10	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE} = 2.0V$
I <sub>OZL</sub>	Output Leakage Current			-10	μA	0-5.5V	$V_{OUT} = 0.5V; \overline{OE} = 2.0V$
I <sub>OS</sub>	Output Short-Circuit Current	-100		-275	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output High Leakage Current			50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0	$V_{OUT} = 5.5V$ ; All Others $V_{CC}$ or GNI
I <sub>CCH</sub>	Power Supply Current			50	μΑ	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			30	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current			50	μΑ	Max	$\overline{OE} = V_{CC}$ ; All Others at $V_{CC}$ or GNE
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input Outputs E	nabled		2.5	mA		$V_I = V_{CC} - 2.1V$
	Outputs 3	STATE		2.5	mA	Max	Enable Input $V_I = V_{CC} - 2.1V$
	Outputs 3	STATE		2.5	mA		Data Input $V_I = V_{CC} - 2.1V$
							All Others at $V_{CC}$ or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load				mA/	Max	Outputs OPEN
	(Note 4)			0.30	MHz	Max	$\overline{OE} = GND$ , (Note 3)
							One Bit Toggling, 50% Duty Cycle

Note 4: Guaranteed, but not tested.

3

### **DC Electrical Characteristics**

(SOIC pac	(SOIC package)								
Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions $C_L = 50 \text{ pF}, R_L = 500\Omega$		
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>		0.5	0.8	V	5.0	$T_A = 25^{\circ}C$ (Note 5)		
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-1.3	-0.9		V	5.0	$T_A = 25^{\circ}C$ (Note 5)		
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T <sub>A</sub> = 25°C (Note 6)		
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	2.0	1.6		V	5.0	T <sub>A</sub> = 25°C (Note 7)		
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage		1.3	0.8	V	5.0	$T_A = 25^{\circ}C$ (Note 7)		

Note 5: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested.

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 7: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>ILD</sub>). Guaranteed, but not tested.

# **AC Electrical Characteristics**

(SOIC and SSOP Package)

Symbol	Symbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to} +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150	200		150		150		MHz
t <sub>PLH</sub>	Propagation Delay	2.0	3.2	5.0	1.4	6.6	2.0	5.0	
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.0	3.3	5.0	2.0	7.6	2.0	5.0	ns
t <sub>PZH</sub>	Output Enable Time	1.5	3.1	5.3	0.8	5.7	1.5	5.3	ns
t <sub>PZL</sub>		1.5	3.1	5.3	1.5	7.2	1.5	5.3	115
t <sub>PHZ</sub>	Output Disable Time	1.5	3.6	5.4	1.3	7.2	1.5	5.4	
t <sub>PLZ</sub>		1.5	3.4	5.4	1.0	7.0	1.5	5.4	ns

# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> =	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		
		Min	Max	Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH	1.5		2.5		1.0		20	
t <sub>S</sub> (L)	or LOW D <sub>n</sub> to CP	1.5		2.5		1.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH	1.0		2.5		1.0		20	
t <sub>H</sub> (L)	or LOW D <sub>n</sub> to CP	1.0		2.5		1.0		ns	
t <sub>W</sub> (H)	Pulse Width, CP	3.0		3.3		3.0			
t <sub>W</sub> (L)	HIGH or LOW	3.0		3.3		3.0		ns	

### **Extended AC Electrical Characteristics**

(	SOIC	Package)

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 8)		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 250 \text{ pF}$ (Note 9)		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 10)		Units
		Min	Max	Min	Max	Min	Max	-
t <sub>PLH</sub>	Propagation Delay	1.5	5.7	2.0	7.8	2.0	10.0	
t <sub>PHL</sub>	CP to O <sub>n</sub>	1.5	5.7	2.0	7.8	2.0	10.0	ns
t <sub>PZH</sub>	Output Enable Time	1.5	6.2	2.0 8.0 2.0 10.		10.5		
t <sub>PZL</sub>		1.5	6.2	2.0	8.0	2.0	10.5	ns
t <sub>PHZ</sub>	Output Disable Time	1.0	5.5	(Note 11)		(Note 11)		ns
t <sub>PZL</sub>		1.0	5.5					

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. Note 11: The 3-STATE delay Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

### Skew (Note 16)

Symbol	Parameter	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V}-5.5\text{V}$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 12) Max	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 13) Max	Units
t <sub>OSHL</sub> (Note 14)	Pin to Pin Skew HL Transitions	1.0	1.8	ns
t <sub>OSLH</sub> (Note 14)	Pin to Pin Skew LH Transitions	1.0	1.8	ns ns
t <sub>PS</sub> (Note 13)	Duty Cycle LH–HL Skew	1.8		
t <sub>OST</sub> (Note 14)	Pin to Pin Skew LH/HL Transitions	2.0	4.3	ns
t <sub>PV</sub> (Note 15)	Device to Device Skew LH/HL Transitions	2.5	4.6	ns

Note 12: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 13: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (toSHL), LOW-to-HIGH (toSLH), or any combination switching LOW-to-HIGH and/or HIGHto-LOW (t<sub>OST</sub>). This specification is guaranteed but not tested.

Note 15: Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested.

Note 16: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).


#### Capacitance


Symbol	Parameter	Тур	Units	Conditions (T <sub>A</sub> = 25°C)		
C <sub>IN</sub>	Input Capacitance	5.0	pF	$V_{CC} = 0V$		
C <sub>OUT</sub> (Note 17)	Output Capacitance	9.0	pF	$V_{CC} = 5.0 V$		
Note 17: Course is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012						

5

17: C<sub>OUT</sub> is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

74ABT374





74ABT374

