

AIRCHIL

74AC191 **Up/Down Counter with Preset and Ripple Clock**

General Description


Features

- I_{CC} reduced by 50%
- High speed—133 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable
- Outputs source/sink 24 mA

Ordering Code:

74AC19 [.] Up/Dow	-	with Prese	et and Ripple Clock
tures synchronou The preset featu grammable divide Count output and variety of method	eversible modulo 16 s counting and asyr re allows the AC19 ers. The Count Enab the Ripple Clock ou s of implementing m es, state changes a	binary counter. It fea- thornous presetting. 1 to be used in pro- le input, the Terminal tput make possible a ultistage counters. In re initiated by the ris-	Features I _{CC} reduced by 50% High speed—133 MHz typical count frequency Synchronous counting Asynchronous parallel load Cascadable Outputs source/sink 24 mA
	Code:	-130	-19 4 = ····
Ordering (
Order Number	Package Number	16 Load Small Outling	Package Description
Order Number 74AC191SC	M16A		Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
Order Number		16-Lead Small Outline	

Logic Symbols



IEEE/IEC CTRDIV16 CE M2 [DOWN] 2(CT=0)Z M3 [UP] 3(CT=9)Z , 2-/1, 3+ 6.1 [1] [2] [4] Q., [8] WW.DZSC.COM

Connection Diagram

	_			
P1-	1	0	16	-v _{cc}
Q1-	2		15	- P ₀
Q0 -	3		14	- CP
ĈĒ —	4		13	- RC
Ū/D —	5		12	— тс
Q ₂ —	6		11	- PL
Q3 —	7		10	-P2
GND —	8		9	- P3

Pin Descriptions

Pin Names	Description
CE	Count Enable Input
CP	Clock Pulse Input
P ₀ -P ₃	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
U/D	Up/Down Count Control Input
Q0-Q3 Flip-Flop Outputs	
RC	Ripple Clock Output
TC	Terminal Count Output

FACT™ is a trademark of Fairchild Semiconductor Corporation.



74AC191

RC Truth Table

	Inputs						
PL	CE	TC (Note 1)	СР	RC			
н	L	Н	ъ	ъ			
н	н	х	х	Н			
н	х	L	х	Н			
L	Х	х	Х	Н			

Functional Description

The AC191 is a synchronous up/down counter. The AC191 is organized as a 4-bit binary counter. It contains four edgetriggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Load inputs (P₀–P₃) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{\text{CE}}$ input inhibits counting. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{\text{U}}/\text{D}$ input signal, as indicated in the Mode Select Table. $\overline{\text{CE}}$ and $\overline{\text{U}}/\text{D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 15 in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figure 1 and Figure 2. In Figure 1, each \overline{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the $\overline{\text{RC}}$ outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to

 $\begin{array}{l} \mathsf{H} = \mathsf{HIGH} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{X} = \mathsf{Immaterial} \\ \mathcal{I} = \mathsf{LOW-to-HIGH} \; \mathsf{Transition} \\ \mathcal{I} = \mathsf{Clock} \; \mathsf{Pulse} \\ \end{array}$


ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the $\overline{\text{RC}}$ output of any device goes HIGH shortly after its CP input goes HIGH.


The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The \overline{CE} input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figure 1 and Figure 2 doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .

Mode Select Table

Inputs				Mode
PL	CE	U/D	СР	
Н	L	L	~	Count Up
Н	L	н	~	Count Down
L	Х	х	Х	Preset (Asyn.)
н	н	х	х	No Change (Hold)

State Diagram





Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _I)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T _J)	
PDIP	140°C

DC Electrical Characteristics

Recommended Operating Conditions

Supply Voltage (V _{CC})	2.0V to 6.0V
Input Voltage (VI)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate (ΔV/Δt)	
V_{IN} from 30% to 70% of V_{CC}	
V _{CC} @ 3.3V 4.5V, 5.5V	125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

٧_{cc} $T_A = +25^{\circ}C$ $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$ Symbol Parameter Units Conditions (V) Тур **Guaranteed Limits** VIH Minimum HIGH Level 3.0 1.5 2.1 2.1 V_{OUT} = 0.1V 4.5 2.25 3.15 3.15 V or $V_{CC} - 0.1V$ Input Voltage 5.5 2.75 3.85 3.85 V_{OUT} = 0.1V Maximum LOW Level V_{IL} 3.0 1.5 0.9 0.9 Input Voltage 4.5 2.25 1.35 1.35 V or $V_{CC} - 0.1V$ 5.5 2.75 1.65 1.65 Minimum HIGH Level VOH 3.0 2.99 2.9 2.9 $I_{OUT} = -50 \ \mu A$ Output Voltage V 4.5 4.49 4.4 4.4 5.5 5.49 5.4 5.4 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 3.0 2.56 2.46 v 4.5 3.86 3.76 I_{OH} –12 mA I_{OH} = -24 mA 5.5 4.86 4.76 I_{OH}.= -24 mA (Note 3) Maximum LOW Level 3.0 0.002 0.1 0.1 V_{OL} Output Voltage 4.5 0.001 0.1 0.1 V $I_{OUT} = 50 \ \mu A$ 5.5 0.001 0.1 0.1 3.0 0.36 0.44 $V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 12 \text{ mA}$ 4.5 0.36 0.44 V $I_{OL} = 24 \text{ mA}$ 5.5 0.36 0.44 I_{OL} = 24 mA (Note 3) Maximum Input I_{IN} $V_{I} = V_{CC}, \ GND$ 5.5 ±0.1 ± 1.0 μΑ (Note 5) Leakage Current Minimum Dynamic 5.5 75 mΑ V_{OLD} = 1.65V Max I_{OLD} V_{OHD} = 3.85V Min I_{OHD} Output Current (Note 4) 5.5 -75 mΑ I_{CC} Maximum Quiescent $V_{IN} = V_{CC}$ 4.0 40.0 5.5 μΑ or GND Supply Current (Note 5)

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

www.fairchildsemi.com

		v _{cc}		$C_L = 50 \ pF$		T _A = -40°	C to +85°C		
Symbol	Parameter	(V)		$\textbf{T}_{\textbf{A}}=+\textbf{25}^{\circ}\textbf{C}$		C _L =	50 pF	Units	
		(Note 6)	Min	Тур	Max	Min	Max		
f _{MAX}	Maximum Count	3.3	70	105		65		MHz	
	Frequency	5.0	90	133		85		IVII 12	
t _{PLH}	Propagation Delay	3.3	2.0	8.5	15.0	1.5	16.0	ns	
	CP to Q _n	5.0	1.5	6.0	11.0	1.5	12.0	115	
t _{PHL}	Propagation Delay	3.3	2.5	8.5	14.5	2.0	16.0	ns	
	CP to Q _n	5.0	1.5	6.0	10.5	1.5	11.5	115	
t _{PLH}	Propagation Delay	3.3	3.5	10.5	18.0	2.5	20.0		
	CP to TC	5.0	2.5	7.5	12.0	1.5	14.0	ns	
t _{PHL}	Propagation Delay	3.3	4.0	10.5	17.5	3.0	19.0		
	CP to TC	5.0	2.5	7.5	12.5	2.0	13.5	ns	
t _{PLH}	Propagation Delay	3.3	2.5	7.5	12.0	2.0	13.5		
	CP to RC	5.0	2.0	5.5	9.5	1.0	10.5	ns	
t _{PHL}	Propagation Delay	3.3	2.5	7.0	11.5	2.0	12.5	ns	
	CP to RC	5.0	1.5	5.0	8.5	1.0	9.5		
t _{PLH}	Propagation Delay	3.3	2.5	7.0	12.0	1.5	13.5	ns	
	CE to RC	5.0	1.5	5.0	8.5	1.0	9.5		
t _{PHL}	Propagation Delay	3.3	2.0	6.5	11.0	1.5	12.5	ns	
	CE to RC	5.0	1.5	5.0	8.0	1.0	9.0		
t _{PLH}	Propagation Delay	3.3	2.5	6.5	12.5	2.0	14.5		
	U /D to RC	5.0	1.5	5.0	9.0	1.0	10.0	ns	
t _{PHL}	Propagation Delay	3.3	2.5	7.0	12.0	2.0	13.5		
	U /D to RC	5.0	1.5	5.0	8.5	1.0	10.0	ns	
t _{PLH}	Propagation Delay	3.3	2.0	7.0	11.5	1.5	13.5		
	U /D to TC	5.0	1.5	5.0	8.5	1.0	9.5	ns	
t _{PHL}	Propagation Delay	3.3	2.0	6.5	11.0	1.5	12.5		
	U /D to TC	5.0	1.5	5.0	8.5	1.0	9.5	ns	
t _{PLH}	Propagation Delay	3.3	2.5	8.0	13.5	2.0	15.5		
	P _n to Q _n	5.0	2.0	5.5	9.5	1.0	10.5	ns	
t _{PHL}	Propagation Delay	3.3	2.5	7.5	13.0	1.5	14.5		
	P _n to Q _n	5.0	1.5	5.5	9.5	1.0	10.5	ns	
t _{PLH}	Propagation Delay	3.3	3.5	9.5	14.5	2.5	17.5		
	PL to Qn	5.0	2.0	5.5	9.5	1.0	10.5	ns	
PHL	Propagation Delay	3.3	3.0	8.0	13.5	2.0	15.5		
	PL to Q _n	5.0	2.0	6.0	10.0	1.5	11.0	ns	

Note 6: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

		v _{cc}	T _A =	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)	C _ =	50 pF	$C_L = 50 \text{ pF}$	Uni
		(Note 7)	Typ Gua		ranteed Minimum	
t _S	Setup Time, HIGH or LOW	3.3	1.0	3.0	3.0	
	P _n to PL	5.0	0.5	2.0	2.5	ns
t _H	Hold Time, HIGH or LOW	3.3	-1.5	0.5	1.0	
	P _n to PL	5.0	-0.5	1.0	1.0	ns
t _S	Setup Time, LOW	3.3	3.0	6.0	7.0	ns
	CE to CP	5.0	1.5	4.0	4.5	
t _H	Hold Time, LOW	3.3	-4.0	-0.5	-0.5	ns
	CE to CP	5.0	-2.5	0	0	
t _S	Setup Time, HIGH or LOW	3.3	4.0	8.0	9.0	
	U/D to CP	5.0	2.5	5.5	6.5	n
t _H	Hold Time, HIGH or LOW	3.3	-5.0	0	0	
	U/D to CP	5.0	-3.0	0.5	0.5	ns
t _W	PL Pulse Width, LOW	3.3	2.0	3.5	4.0	
		5.0	1.0	1.0	1.0	n
t _W	CP Pulse Width, LOW	3.3	2.0	3.5	4.0	ns
		5.0	2.0	3.0	4.0	
t _{rec}	Recovery Time	3.3	-0.5	0	0	
	PL to CP	5.0	-1.0	0	0	n

Capacitance

C _{IN} Input Capacitance 4.5 pF V _{CC} = OPEN C _{PD} Power Dissipation Capacitance 75.0 pF V _{CC} = 5.0V	Symbol	Parameter	Тур	Units	Conditions
C_{PD} Power Dissipation Capacitance 75.0 pF $V_{CC} = 5.0V$	CIN	Input Capacitance	4.5	pF	V _{CC} = OPEN
	C _{PD}	Power Dissipation Capacitance	75.0	pF	$V_{CC} = 5.0V$

