

August 1999 Revised October 1999

# 74ACT16646 16-Bit Transceiver/Register with 3-STATE Outputs

#### **General Description**

The ACT16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition.

#### **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- 16-bit version of the ACT646
- Outputs source/sink 24 mA
- TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ACT16646SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16646MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Logic Symbol**



## **Connection Diagram**




FACT™ is a trademark of Fairchild Semiconductor Corporation.

## **Function Table**

Inputs						Data I/O (Note 1)		Output Operation Mode	
G <sub>1</sub>	DIR <sub>1</sub>	CPAB <sub>1</sub>	CPBA <sub>1</sub>	SAB <sub>1</sub>	SBA <sub>1</sub>	A <sub>0-7</sub>	B <sub>0-7</sub>	Output Operation Mode	
Н	Х	H or L	H or L	Х	Х			Isolation	
Н	Χ	~	Χ	X	Χ	Input	Input	Clock A <sub>n</sub> Data into A Register	
Н	X	X	~	Χ	X			Clock B <sub>n</sub> Data Into B Register	
L	Н	X	Χ	L	Х			A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode)	
L	Н	~	Χ	L	Χ	Input	Output	Clock A <sub>n</sub> Data to A Register	
L	Н	H or L	X	Н	X			A Register to B <sub>n</sub> (Stored Mode)	
L	Н	~	X	Н	Χ			Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>	
L	L	Х	Х	Х	L			B <sub>n</sub> to A <sub>n</sub> —Real Time (Transparent Mode)	
L	L	Χ	~	X	L	Output	Input	Clock B <sub>n</sub> Data into B Register	
L	L	X	H or L	X	Н			B Register to A <sub>n</sub> (Stored Mode)	
L	L	Х	~	Χ	Н			Clock B <sub>n</sub> into B Register and Output to A <sub>n</sub>	

H = HIGH Voltage Level X = Immaterial L = LOW Voltage Level  $\mathcal{L} = LOW - L$ 

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.



## Absolute Maximum Ratings(Note 2)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{aligned} &V_{I} = -0.5V & -20 \text{ mA} \\ &V_{I} = V_{CC} + 0.5V & +20 \text{ mA} \end{aligned}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC V<sub>CC</sub> or Ground Current

per Output Pin  $\pm 50 \text{ mA}$ Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>) 4.5V to 5.5V

 $\begin{array}{lll} & & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\$ 

Operating Temperature ( $T_A$ )  $-40^{\circ}C$  to  $+85^{\circ}C$ Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 125 mV/ns

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to} + 85^{\circ}C$	Units	Conditions	
Symbol	Farameter	(V)	Typ Guaranteed		aranteed Limits	Uillis		
V <sub>IH</sub>	Minimum HIGH	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> – 0.1V	
V <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	v	or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	1 <sub>OUT</sub> = -30 μA	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 3)}$	
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ	
	Output Voltage	5.5	0.001	0.1	0.1	v	1001 = 30 μΑ	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)	
I <sub>OZT</sub>	Maximum I/O	5.5		±0.5	.5 ±5.0	μА	$V_{IN} = V_{IL}, V_{IH}$	
	Leakage Current	5.5		10.5	±3.0	μΛ	$V_O = V_{CC}$ , GND	
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
	Leakage Current	5.5		±0.1	±1.0	μΑ	VI = VCC, CIVD	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I <sub>CC</sub>	Max Quiescent	5.5		8.0	80.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND	
	Supply Current	5.5		0.0			AIN - ACC OL CLAD	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	

Note 3: All outputs loaded; thresholds associated with output under test.

Note 4: Maximum test duration 2.0 ms; one output loaded at a time.

## **AC Electrical Characteristics**

		V <sub>CC</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C		
Symbol	Parameter	(V)	C <sub>L</sub> = 50 pF			$C_L = 50 pF$		Units	
		(Note 5)	Min	Тур	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay	5.0	4.6	6.9	9.4	3.6	10.1	no	
t <sub>PLH</sub>	Clock to Bus	5.0	4.3	6.5	8.9	3.3	9.7	ns	
t <sub>PHL</sub>	Propagation Delay	5.0	4.0	6.2	8.5	2.9	9.2	ns	
t <sub>PLH</sub>	Bus to Bus	3.0	4.1	6.4	8.6	3.2	9.3	IIS	
t <sub>PHL</sub>	Propagation Delay	5.0	4.0	6.4	8.9	3.1	9.6	ns	
t <sub>PLH</sub>	Select to Bus	3.0	4.2	6.7	9.5	3.2	10.4	115	
	(w/An or Bn HIGH or LOW)								
t <sub>PZL</sub>	Enable Time	5.0	5.3	7.8	10.5	3.8	11.4	ns	
$t_{PZH}$	G to An/Bn	3.0	4.6	6.9	9.4	3.3	10.2	115	
t <sub>PLZ</sub>	Disable Time	5.0	3.0	5.5	8.1	2.3	8.6	ns	
$t_{PHZ}$	G to An/Bn	5.0	3.4	5.7	8.3	2.6	8.6	115	
t <sub>PZL</sub>	Enable Time	5.0	5.1	8.2	11.8	4.3	12.7	ns	
$t_{PZH}$	DIR to An/Bn	3.0	4.6	7.5	10.8	3.7	11.7	115	
t <sub>PLZ</sub>	Disable Time	5.0	2.9	5.8	9.2	2.0	9.8	ns	
$t_{PHZ}$	DIR to An/Bn	3.0	3.4	6.1	9.2	2.5	9.7	115	

**Note 5:** Voltage Range 5.0 is  $5.0V \pm 0.5V$ .


## **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 6)	$T_A = +25$ °C $C_L = 50 \text{ pF}$ Guarantee	$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF d Minimum	Units
t <sub>S</sub>	Setup Time, H or L Bus to Clock	5.0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, H or L Bus to Clock	5.0	1.5	1.5	ns
t <sub>W</sub>	Clock Pulse Width H or L	5.0	4.0	4.0	ns


Note 6: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	C <sub>IN</sub> Input Capacitance		pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	95	pF	V <sub>CC</sub> = 5.0V



Package Number MS56A



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com